### INTEGRATED CIRCUITS

# DATA SHEET

## 74LVT573

3.3V Octal D-type transparent latch (3-State)

Product specification
Supersedes data of 1995 Nov 14
IC23 Data Handbook





# 3.3V Octal D-type transparent latch (3-State)

74LVT573

#### **FEATURES**

- Inputs and outputs on opposite side of package allow easy interface to microprocessors
- 3-State output buffers
- Common output enable
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Latch-up protection exceeds 500mA per JEDEC Std 17
- Power-up 3-State
- Power-up reset
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

#### **DESCRIPTION**

The LVT573 is a high-performance BiCMOS product designed for VCC operation at 3.3V. This device is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable (OE) control gates. The 74LVT573 has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable  $(\overline{OE})$  controls all eight 3-State buffers independent of the latch operation.

When  $\overline{OE}$  is Low, the latched or transparent data appears at the outputs. When  $\overline{OE}$  is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.


#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25°C; GND = 0V	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Dn to Qn	$C_L = 50pF; V_{CC} = 3.3V$	2.5 2.7	ns
C <sub>IN</sub>	Input capacitance	V <sub>I</sub> = 0V or 3.0V	4	pF
C <sub>OUT</sub>	Output capacitance	Outputs disabled; V <sub>O</sub> = 0V or 3.0V	8	pF
I <sub>CCZ</sub>	Total supply current	Outputs disabled; V <sub>CC</sub> = 3.6V	.13	mA

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
20-Pin Plastic SOL	-40°C to +85°C	74LVT573 D	74LVT573 D	SOT163-1
20-Pin Plastic SSOP Type II	-40°C to +85°C	74LVT573 DB	74LVT573 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVT573 PW	74LVT573PW DH	SOT360-1

#### **PIN CONFIGURATION**




#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	ŌĒ	Output enable input (active-Low)
2, 3, 4, 5, 6, 7, 8, 9	D0-D7	Data inputs
19, 18, 17, 16, 15, 14, 13, 12	Q0-Q7	Data outputs
11	E	Enable input (active-High)
10	GND	Ground (0V)
20	V <sub>CC</sub>	Positive supply voltage


## 3.3V Octal D-type transparent latch (3-State)

74LVT573

#### **LOGIC SYMBOL**



### LOGIC SYMBOL (IEEE/IEC)



#### **FUNCTION TABLE**

	INPUTS		INTERNAL	OUTPUTS	OPERATING MODE	
ŌĒ	E	Dn	REGISTER	Q0 – Q7	- OPERATING MODE	
L L	H H	L H	L H	L H	Enable and read register	
L L	$\downarrow$	l h	L H	L H	Latch and read register	
L	L	Х	NC	NC	Hold	
Н	Х	Х	NC	Z	Disable outputs	

High voltage level

High voltage level one set-up time prior to the High-to-Low E transition

Low voltage level


Low voltage level one set-up time prior to the High-to-Low E transition

NC= No change

= Don't care

High impedance "off" state High-to-Low E transition

#### **LOGIC DIAGRAM**



# 3.3V Octal D-type transparent latch (3-State)

74LVT573

### **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V	
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA	
VI	DC input voltage <sup>3</sup>		-0.5 to +7.0	V	
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA	
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V	
	DC output ourrent	Output in Low state	128	A	
Гоит	DC output current	Output in High state	-64	mA	
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C	

#### NOTES:

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
STWIBUL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	2.7	3.6	V
VI	Input voltage	0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-32	mA
1	Low-level output current		32	mA
l <sub>OL</sub>	Low-level output current; current duty cycle ≤ 50%, f ≥ 1kHz		64	IIIA
Δt/Δν	Input transition rise or fall rate; outputs enabled		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

<sup>3.</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### 3.3V Octal D-type transparent latch (3-State)

74LVT573

#### DC ELECTRICAL CHARACTERISTICS

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS		Temp =	-40°C to -	+85°C	UNIT
			MIN	TYP <sup>1</sup>	MAX	1	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 2.7V; I <sub>IK</sub> = -18mA		-0.9	-1.2	V	
		$V_{CC} = 2.7 \text{ to } 3.6 \text{V}; I_{OH} = -100 \mu\text{A}$		V <sub>CC</sub> -0.2	V <sub>CC</sub> -0.1		
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 2.7V; I <sub>OH</sub> = -8mA		2.4	2.5		V
		V <sub>CC</sub> = 3.0V; I <sub>OH</sub> = -32mA		2.0	2.2		1
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 100μA			0.1	0.2	
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 24mA			0.3	0.5	1
$V_{OL}$	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA			0.25	0.4	V
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA			0.3	0.5	1
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 64mA		0.4	0.55	1	
V <sub>RST</sub>	Power-up output low voltage <sup>5</sup>	$V_{CC} = 3.6V$ ; $I_{O} = 1mA$ ; $V_{I} = GND$ or $V_{CC}$			0.13	0.55	V
		V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V			1	10	
	<u> </u>	$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$	Control pins		±0.1	10 ±1 1	1.
I <sub>I</sub>	Input leakage current	$V_{CC} = 3.6V; V_I = V_{CC}$	Data sisa4		0.1	1	μΑ
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 0	Data pins <sup>4</sup>		-1	-5	
I <sub>OFF</sub>	Output off current	$V_{CC} = 0V$ ; $V_I$ or $V_O = 0$ to 4.5V			1	±100	μΑ
		$V_{CC} = 3V; V_I = 0.8V$		75	150		
$I_{HOLD}$	Bus Hold current A inputs <sup>7</sup>	$V_{CC} = 3V; V_I = 2.0V$		-75	-150		μΑ
		$V_{CC} = 0V \text{ to } 3.6V; V_{CC} = 3.6V$		±500			
$I_{EX}$	Current into an output in the High state when $V_O > V_{CC}$	$V_O = 5.5V; V_{CC} = 3.0V$			60	125	μΑ
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \le 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GNE$ OE/OE = Don't care	or V <sub>CC</sub> ;		1	±100	μΑ
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 3.6V; V_{O} = 3V; V_{I} = V_{IL} \text{ or } V_{IH}$			1	5	
I <sub>OZL</sub>	3-State output Low current	$V_{CC}$ = 3.6V; $V_{O}$ = 0.5V; $V_{I}$ = $V_{IL}$ or $V_{IH}$		-1	<b>-</b> 5	μΑ	
I <sub>CCH</sub>		$V_{CC} = 3.6V$ ; Outputs High, $V_I = GND$ or		0.13	0.19		
I <sub>CCL</sub>	Quiescent supply current	$V_{CC} = 3.6V$ ; Outputs Low, $V_I = GND$ or \	/ <sub>CC,</sub> I <sub>O =</sub> 0		3	12	mA
I <sub>CCZ</sub>	1	V <sub>CC</sub> = 3.6V; Outputs Disabled; V <sub>I</sub> = GND	O or $V_{CC}$ , $I_{O} = 0^5$		0.13	0.19	1
Δl <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 3V to 3.6V; One input at $V_{CC}$ -0.6V Other inputs at $V_{CC}$ or GND	V,		0.1	0.2	mA

- 1. All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.
- This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND
   This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only
   Unused pins at V<sub>CC</sub> or GND.
- 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- 6. I<sub>CCZ</sub> is measured with outputs pulled to V<sub>CC</sub> or GND.
  7. This is the bus hold overdrive current required to force the input to the opposite logic state.

### 3.3V Octal D-type transparent latch (3-State)

74LVT573

AC CHARACTERISTICS GND = 0V,  $t_R$  =  $t_F$  = 2.5ns,  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

				L	IMITS		
SYMBOL	PARAMETER	WAVEFORM	Vo	$_{\rm C}$ = 3.3V $\pm$ 0	.3V	V <sub>CC</sub> = 2.7V	UNIT
			MIN	TYP <sup>1</sup>	MAX	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Dn to Qn	2	1.0 1.0	2.5 2.7	4.2 4.3	4.7 5.2	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay E to Qn	1	1.6 2.5	3.5 4.3	5.6 6.5	6.3 7.2	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	4 5	1.0 1.3	2.8 3.3	5.1 5.5	6.2 6.6	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low level	4 5	2.0 1.5	3.7 3.0	5.7 4.6	6.7 5.1	ns

#### NOTE:


### **AC SETUP REQUIREMENTS**

GND = 0V,  $t_R = t_F = 2.5 ns$ ,  $C_L = 50 pF$ ,  $R_L = 500 \Omega$ ;  $T_{amb} = -40 ^{\circ} C$  to  $+85 ^{\circ} C$ .


				LIMITS	3	<b>UNIT</b>
SYMBOL	PARAMETER	WAVEFORM	V <sub>CC</sub> = 3.	$3V \pm 0.3V$	V <sub>CC</sub> = 2.7V	UNIT
			MIN	MAX	MIN	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time, High or Low, Dn to E	3	0.7 0.7		0.6 0.6	ns
T <sub>H</sub> (H) T <sub>H</sub> (L)	Hold time, High or Low, Dn to E	3	1.6 1.6		1.8 1.8	ns
T <sub>W</sub> (H)	E pulse width High	1	3.3		3.3	ns

#### **AC WAVEFORMS**


 $V_{M} = 1.5V, V_{IN} = GND \text{ to } 2.7V$ 



Waveform 1. Propagation Delay, Enable to Output, and Enable **Pulse Width** 



Waveform 2. Propagation Delay for Data to Outputs




Waveform 3. Data Setup and Hold Times


<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

### 3.3V Octal D-type transparent latch (3-State)

74LVT573




Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

### **TEST CIRCUIT AND WAVEFORM**



#### **SWITCH POSITION**

TEST	SWITCH
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	6V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

#### **DEFINITIONS**

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.

EA MILV	IN	PUT PULSE R	EQUIRE	MENTS	
FAMILY	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>
74LVT	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns

 $V_M = 1.5V$ Input Pulse Definition


SV00092

# 3.3V Octal D-type transparent latch (3-State)

74LVT573

### SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013AD				<del>-95-01-24</del> 97-05-22

# 3.3V Octal D-type transparent latch (3-State)

74LVT573

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Œ	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

#### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT340-1		MO-150AG				<del>93-09-08</del> 95-02-04

# 3.3V Octal D-type transparent latch (3-State)

74LVT573

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1





#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT355-1		MO-153AD				<del>93-06-16</del> 95-02-04

1998 Feb 19 10

3.3V Octal D-type transparent latch (3-State)

74LVT573

**NOTES** 

# 3.3V Octal D-type transparent latch(3-State)

74LVT573

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-03538

Let's make things better.

Philips Semiconductors



