

## 74F595

8-bit shift register with output laches (3-State)

Product specification
IC15 Data Handbook

## FEATURES

- Low noise, now switching feedthrough current
- Controlled output edge rates
- High impedance PNP base inputs for reduced loading ( $20 \mu \mathrm{~A}$ in High and Low states)
- 8-bit serial-in, parallel-out shift register with storage
- 3 -state outputs
- Shift register has direct clear
- Guaranteed shift frequency-DC to 100 MHz


## DESCRIPTION

The 74F595 contains an 8-bit serial-in, parallel-out shift register that feeds an 8 -bit D-type storage register. The storage register has parallel 3 -State outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct overriding clear, serial input and serial output pins for cascading. Both the shift register and storage register clocks are positive edge-triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register.

This device uses patented circuitry to control system noise and internal ground bounce. This is done by eliminating switching feedthrough current and controlling both Low-to-High and High-to-Low slew rates.

## PIN CONFIGURATION

|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |


| TYPE | TYPICAL $\mathrm{f}_{\text {MAX }}$ | TYPICAL SUPPLY CURRENT <br> (TOTAL) |
| :---: | :---: | :---: |
| 74 F 595 | 130 MHz | 65 mA |

## ORDERING INFORMATION

| DESCRIPTION | COMMERCIAL RANGE <br> $\mathbf{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, <br> $\mathrm{T}_{\mathrm{amb}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | PKG DWG \# |
| :---: | :---: | :---: |
| 16-pin plastic DIP | N74F595N | SOT38-4 |
| 16-pin plastic SO | N74F595D | SOT109-1 |

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS | DESCRIPTION | $74 F($ U.L. $)$ <br> HIGH/LOW | LOAD VALUE <br> HIGH/LOW |
| :---: | :--- | :---: | :---: |
| Ds | Serial data input | $1.0 / 0.033$ | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
| SHCP | Shift register clock pulse input (active rising edge) | $1.0 / 0.033$ | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
| STCP | Storage register clock pulse input (active rising edge) | $1.0 / 0.033$ | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
| SHR | Shift register reset input (active Low) | $1.0 / 0.033$ | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
| OE | Output Enable input (active Low) | $1.0 / 0.033$ | $20 \mu \mathrm{~A} / 20 \mu \mathrm{~A}$ |
| Qs | Serial expansion output | $50 / 33$ | $1.0 \mathrm{~mA} / 20 \mathrm{~mA}$ |
| Q0-Q7 | Data outputs | $150 / 40$ | $3.0 \mathrm{~mA} / 24 \mathrm{~mA}$ |

NOTE:
One (1.0) FAST unit load is defined as: $20 \mu \mathrm{~A}$ in the High state and 0.6 mA in the Low state.

LOGIC SYMBOL


IEC/IEEE SYMBOL (IEEE/IEC)


## MODE SELECT - FUNCTION TABLE

| INPUTS |  |  |  |  | INTERNAL SHIFT REGISTERS |  | INTERNAL STORAGE REGISTER | OUTPUTS |  | OPERATING MODES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OE | SHR | SHCP | STCP | Dn | 00 | 01-07 | Q0-Q7 | Q0-Q7 | QS |  |
| H | H | f | f | X | OO | 01-07 | Q0-Q7 | Z | Q7 | No Change |
| H | L | X | f | X | L0 | L | Q0-Q7 | Z | L | Clear shift |
| L | L | X | f | X | L0 | L | Q0-Q7 | Q0-Q7 | L | register, hold latch |
| H | H | $\uparrow$ | f | ds | Ds | 00-06 | Q0-Q7 | Z | 06 |  |
| L | H | $\uparrow$ | $\uparrow$ | ds | Ds | 00-06 | Q0-Q7 | Q0-Q7 | 06 | Shift |
| H | H | $\uparrow$ | $\uparrow$ | X | O0 | 01-07 | 00-07 | Z | Q7 |  |
| L | H | $\uparrow$ | $\uparrow$ | X | O0 | 01-07 | 00-o7 | 00-07 | Q7 | Store |
| H | H | $\uparrow$ | $\uparrow$ | ds | Ds | 00-06 | 00-07* | Z | 06 |  |
| L | H | $\uparrow$ | $\uparrow$ | ds | Ds | 00-06 | 00-07* | 00-0* | 06 | Store, then Shift |

$\mathrm{H}=$ High voltage level
$\mathrm{L}=$ Low voltage level
X = Don't care
$Z=$ High impedance
dn (on)=Lower case letters indicate the state of the referenced input (or output) one setup time prior to the Low-to-High clock transition
$\uparrow=$ Low-to-High clock transition
$\hat{f}=$ Not a Low-to-High clock transition

* = When clocking both SHCP and STCP simultaneously the Shift Register state will always be one clock pulse ahead of the Storage Register



## ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL | PARAMETER |  | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input current |  | -30 to +5 | mA |
| $\mathrm{V}_{\text {OUT }}$ | Voltage applied to output in High output state |  | -0.5 to $+\mathrm{V}_{\mathrm{CC}}$ | $\checkmark$ |
| Iout | Current applied to output in Low output state | Qs | 40 | mA |
|  |  | Q0-Q7 | 48 | mA |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range |  | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | Input clamp current |  |  |  | -18 | mA |
| $\mathrm{IOH}^{\text {I }}$ | High-level output current | Qs |  |  | -1 | mA |
|  |  | Q0-Q7 |  |  | -3 | mA |
| ${ }^{\text {lob }}$ | Low-level output current | Qs |  |  | 20 | mA |
|  |  | Q0-Q7 |  |  | 24 | mA |
| $\mathrm{T}_{\text {amb }}$ | Operating free-air temperature range |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PARAMETER |  | TEST CONDITIONS ${ }^{\text {NO TAG }}$ |  |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | Qs |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{MAX}, \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{MIN} \end{aligned}$ | - | $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ | 2.5 |  |  | V |
|  |  |  | - $=-1$ | $\pm 5 \% \mathrm{~V}_{\mathrm{CC}}$ | 2.7 |  | 3.4 |  | V |
|  |  | Q0-Q7 | $\mathrm{IOH}_{\mathrm{O}}=-3 \mathrm{~mA}$ | $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ | 2.4 |  |  |  | V |
|  |  |  |  | $\pm 5 \% \mathrm{~V}_{\text {cc }}$ | 2.7 |  | 3.3 |  | V |
| VoL | Low-level output voltage | Qs | $\begin{aligned} & V_{C C}=M I N, \\ & V_{I L}=M A X, \\ & V_{I H}=M I N, \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}=20 \mathrm{~mA}$ | $\pm 10 \% \mathrm{~V}_{\mathrm{Cc}}$ |  | 0.30 | 0.50 | V |
|  |  |  |  |  | $\pm 5 \% \mathrm{~V}_{\text {CC }}$ |  | 0.30 | 0.50 | V |
|  |  | Q0-Q7 |  | $\mathrm{l}^{\mathrm{OL}}=24 \mathrm{~mA}$ | $\pm 10 \% \mathrm{~V}_{\mathrm{cc}}$ |  | 0.35 | 0.50 | V |
|  |  |  |  |  | $\pm 5 \% \mathrm{~V}_{\text {cc }}$ |  | 0.35 | 0.50 | V |
| $\mathrm{V}_{\text {IK }}$ | Input clamp voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=\mathrm{I}_{\mathrm{I}}$ |  |  |  | -0.73 | -1.2 | V |
| $I_{1}$ | Input current at maximum input voltage |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1}=7.0 \mathrm{~V}$ |  |  |  |  | 100 | $\mu \mathrm{A}$ |
| ${ }_{1 / \mathrm{H}}$ | High-level input current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  |  |  | 20 | $\mu \mathrm{A}$ |
| I/L | Low-level input current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=0.5 \mathrm{~V}$ |  |  |  |  | -20 | mA |
| IOzH | Off-state output current, High level of voltage applied | $\begin{gathered} \text { Q0-Q7 } \\ \text { only } \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| lozL | Off-state output current, Low level of voltage applied | $\begin{gathered} \text { Q0-Q7 } \\ \text { only } \end{gathered}$ | $V_{C C}=M A X, V_{O}=0.5 \mathrm{~V}$ |  |  |  |  | -50 | $\mu \mathrm{A}$ |
| los | Short-circuit output current ${ }^{\text {NO }}$ TAG |  | $\mathrm{V}_{C C}=\mathrm{MAX}$ |  |  | -60 |  | -150 | mA |
| ICC | Supply current (total) | $\mathrm{I}_{\mathrm{CCH}}$ | $V_{C C}=$ MAX |  |  |  | 55 | 80 | mA |
|  |  | $\mathrm{I}_{\text {CCL }}$ |  |  |  |  | 70 | 100 | mA |
|  |  | ICCZ |  |  |  |  | 65 | 95 | mA |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
2. All typical values are at $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
3. Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=+5 \mathrm{~V} \\ \mathrm{~T}_{\text {amb }}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=+5 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{amb}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| ${ }_{\text {f MAX }}$ | Maximum clock frequency-SHCP to Qs | Waveform NO TAG | 115 | 135 |  | 90 |  | MHz |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {tPHL }} \end{aligned}$ | Propagation delay SHCP to Qs | Waveform NO TAG | $\begin{aligned} & 6.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 10.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 12.5 \\ & 7.5 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {tPHL }} \end{aligned}$ | Propagation delay STCP to Q0-Q7 | Waveform NO TAG | $\begin{aligned} & 5.5 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 5.0 \end{aligned}$ | $\begin{gathered} 10.0 \\ 8.0 \end{gathered}$ | $\begin{aligned} & 4.5 \\ & 3.0 \end{aligned}$ | $\begin{gathered} 13.0 \\ 8.5 \end{gathered}$ | ns |
| tphL | Propagation delay SHR to Qs | Waveform NO TAG | 3.5 | 5.5 | 8.0 | 3.0 | 8.5 | ns |
| $\begin{aligned} & \text { tpZH } \\ & \text { tplot } \end{aligned}$ | Output Enable time OE to Q0-Q7 | Waveform 5 Waveform 6 | $\begin{aligned} & 3.5 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 10.5 \\ & 10.5 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{tpHz}^{\text {tpLZ }} \\ & \hline \end{aligned}$ | Output Disable time OE to Q0-Q7 | Waveform 5 Waveform 6 | $\begin{aligned} & 2.0 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 6.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 9.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 8.5 \\ 10.5 \\ \hline \end{gathered}$ | ns |

## AC SETUP REQUIREMENTS

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{amb}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega \end{gathered}$ |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup time, High or Low Ds to SHCP | Waveform 3 | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  |  | $\begin{aligned} & 2.5 \\ & 2.5 \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time, High or Low Ds to SHCP | Waveform 3 | 0 |  |  | 0 |  | ns |
| $\mathrm{ts}_{\mathrm{s}}(\mathrm{L})$ | Setup time, Low SHR to STCP | Waveform 3 | 4.5 |  |  | 5.0 |  | ns |
| $\mathrm{t}_{\mathrm{s}}(\mathrm{H})$ | Setup time, High SHCP to STCP | Waveform 4 | 4.5 |  |  | 5.0 |  | ns |
| $\begin{aligned} & \hline \mathrm{tw}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{tw}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | SHCP Pulse width, High or Low | Waveform NO TAG | $\begin{aligned} & 3.5 \\ & 4.0 \end{aligned}$ |  |  | $\begin{aligned} & \hline 4.0 \\ & 4.0 \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{tw}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{tw}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | STCP Pulse width, High or Low | Waveform NO TAG | $\begin{aligned} & 4.0 \\ & 3.0 \end{aligned}$ |  |  | $\begin{aligned} & 4.0 \\ & 3.5 \end{aligned}$ |  | ns |
| $t_{w}(\mathrm{~L})$ | SHR Pulse width, Low | Waveform NO TAG | 3.0 |  |  | 3.0 |  | ns |
| $t_{\text {REC }}$ | Recovery time, SHR to SHCP | Waveform NO TAG | 3.0 |  |  | 3.0 |  | ns |

## AC WAVEFORMS

For all waveforms, $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$.
The shaded areas indicate when the input is permitted to change for predictable output performance.


Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Widths, and Maximum Clock Frequency


Waveform 3. Data Setup and Hold Times


Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay, and Master Reset to Clock Recovery Time


## AC WAVEFORMS (Continued)

For all waveforms, $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$.
The shaded areas indicate when the input is permitted to change for predictable output performance.


Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level


Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

## TEST CIRCUIT AND WAVEFORMS



## DEFINITIONS:

$R_{L}=$ Load resistor;
see AC electrical characteristics for value.
$\mathrm{C}_{\mathrm{L}}=$ Load capacitance includes jig and probe capacitance;
see AC electrical characteristics for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\text {OUT }}$ of pulse generators.

| family | INPUT PULSE REQUIREMENTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | amplitude | $\mathbf{V}_{\mathbf{M}}$ | rep. rate | $\mathbf{t}_{\mathbf{w}}$ | $\mathbf{t}_{\mathbf{T L H}}$ | $\mathbf{t}_{\mathbf{T H L}}$ |
| 74 F | 3.0 V | 1.5 V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns |



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ min. | $\mathrm{A}_{2}$ <br> max. | b | $\mathrm{b}_{1}$ | $\mathrm{b}_{2}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{e}_{1}$ | L | $\mathrm{M}_{\mathrm{E}}$ | $\mathbf{M}_{\mathrm{H}}$ | w | $\underset{\max }{Z^{(1)}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 4.2 | 0.51 | 3.2 | $\begin{aligned} & 1.73 \\ & 1.30 \end{aligned}$ | $\begin{aligned} & 0.53 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 1.25 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 0.36 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 19.50 \\ & 18.55 \end{aligned}$ | $\begin{aligned} & 6.48 \\ & 6.20 \end{aligned}$ | 2.54 | 7.62 | $\begin{aligned} & 3.60 \\ & 3.05 \end{aligned}$ | $\begin{aligned} & 8.25 \\ & 7.80 \end{aligned}$ | $\begin{gathered} 10.0 \\ 8.3 \end{gathered}$ | 0.254 | 0.76 |
| inches | 0.17 | 0.020 | 0.13 | $\begin{aligned} & 0.068 \\ & 0.051 \end{aligned}$ | $\begin{aligned} & 0.021 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & 0.049 \\ & 0.033 \end{aligned}$ | $\begin{aligned} & 0.014 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 0.77 \\ & 0.73 \end{aligned}$ | $\begin{aligned} & 0.26 \\ & 0.24 \end{aligned}$ | 0.10 | 0.30 | $\begin{aligned} & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.31 \end{aligned}$ | $\begin{aligned} & 0.39 \\ & 0.33 \end{aligned}$ | 0.01 | 0.030 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT38-4 |  |  |  | $\square$ ¢ | $\begin{aligned} & 92-11-17 \\ & 95-01-14 \end{aligned}$ |



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $b_{p}$ | c | $\mathrm{D}^{(1)}$ | $E^{(1)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $Z^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.75 | $\begin{aligned} & 0.25 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 1.25 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.49 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.25 \\ & 0.19 \end{aligned}$ | $\begin{gathered} 10.0 \\ 9.8 \end{gathered}$ | $\begin{aligned} & 4.0 \\ & 3.8 \end{aligned}$ | 1.27 | $\begin{aligned} & 6.2 \\ & 5.8 \end{aligned}$ | 1.05 | $\begin{aligned} & 1.0 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 0.6 \end{aligned}$ | 0.25 | 0.25 | 0.1 | 0.7 0.3 | $\begin{aligned} & 8^{0} \\ & 0^{\circ} \end{aligned}$ |
| inches | 0.069 | $\begin{aligned} & 0.010 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.057 \\ & 0.049 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.019 \\ & 0.014 \end{aligned}$ | $\left.\begin{array}{\|l\|} 0.0100 \\ 0.0075 \end{array} \right\rvert\,$ | $\begin{aligned} & 0.39 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 0.16 \\ & 0.15 \end{aligned}$ | 0.050 | $\begin{aligned} & 0.244 \\ & 0.228 \end{aligned}$ | 0.041 | $\begin{aligned} & 0.039 \\ & 0.016 \end{aligned}$ | $\begin{aligned} & 0.028 \\ & 0.020 \end{aligned}$ | 0.01 | 0.01 | 0.004 | $\begin{aligned} & 0.028 \\ & 0.012 \end{aligned}$ |  |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| outLine VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT109-1 | 076E07S | MS-012AC |  | - ¢ | $\begin{aligned} & -95-01-25 \\ & 97-05-22 \end{aligned}$ |

Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make chages at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors

811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381


