



## 1. Description

These N-Channel enhancement mode power field effect transistors are produced using KIA's proprietary, planar, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies and electronic lamp ballasts based on half bridge.

## 2. Features

- n 4.5A,600V,  $R_{DS(ON)}=2.0\Omega @ V_{GS}=10V$
- n Low crss (typ 8.0pF)
- n Low gate charge (typ  $Q_g=16nC$ )
- n Fast switching
- n 100% avalanche tested
- n Improved dv/dt capability
- n RoHS compliant

## 3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source
4	Drain

## 4. Absolute maximum ratings

(TC= 25 °C , unless otherwise specified)

Parameter	Symbol	Rating	Units
Drain-source voltage	$V_{DSS}$	600	V
Drain current	$I_D$	Tc=25 °C	A
		Tc=100 °C	A
Drain current pulsed (note 1)	$I_{DM}$	18	A
Gate-source voltage	$V_{GSS}$	±30	V
Single pulsed avalanche energy (note 2)	$E_{AS}$	116	mJ
Avalanche current (note 1)	$I_{AR}$	4.5	A
Repetitive avalanche energy (note 1)	$E_{AR}$	5.0	mJ
Peak diode recovery dv/dt (note 3)	dv/dt	4.5	V/ns
Power dissipation	$P_D$	Tc=25 °C	W
		derate above 25 °C	W/°C
Operating and Storage temperature range	$T_J, T_{STG}$	-55 ~ +150	°C
Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	$T_L$	300	°C

## 5. Thermal characteristics

Parameter	Symbol	Rating	Unit
Thermal resistance, Junction-to-case	$R_{\theta JC}$	2.3	°C/W
Thermal resistance, Junction-to-ambient	$R_{\theta JA}$	83	°C/W

## 6. Electrical characteristics


(T<sub>J</sub>=25°C, unless otherwise notes)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>Off characteristics</b>						
Drain-source breakdown voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA, T <sub>J</sub> =25°C	600			V
		V <sub>GS</sub> =0V, I <sub>D</sub> =250μA, T <sub>J</sub> =150°C		630		V
Breakdown voltage temperature coefficient	ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	I <sub>D</sub> =250μA, referenced to 25 °C		0.6		V/°C
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> =600V, V <sub>GS</sub> =0V			1	μA
		V <sub>DS</sub> =480V, T <sub>C</sub> =125 °C			10	μA
Gate-body leakage current	Forward	I <sub>GSSF</sub>			100	nA
	Reverse	I <sub>GSSR</sub>			-100	nA
<b>On characteristics</b>						
Gate threshold voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2.0		4.0	V
Static drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =2.7A		2.0	2.5	Ω
Forward transconductance	g <sub>FS</sub>	V <sub>DS</sub> =40V, I <sub>D</sub> =2.25A (note 4)			10	S
<b>Dynamic characteristics</b>						
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1.0MHz		780		pF
Output capacitance	C <sub>oss</sub>			70		pF
Reverse transfer capacitance	C <sub>rss</sub>			8		pF
<b>Switching characteristics</b>						
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DD</sub> =300V, I <sub>D</sub> =4.5A, R <sub>G</sub> =10Ω R <sub>D</sub> =60Ω, V <sub>GS</sub> =10V (note4,5)		12	30	ns
Turn-on rise time	t <sub>r</sub>			40	90	ns
Turn-off delay time	t <sub>d(off)</sub>			47	95	ns
Turn-off fall time	t <sub>f</sub>			22	55	ns
Total gate charge	Q <sub>g</sub>	V <sub>DS</sub> =300V, I <sub>D</sub> =4.5A, V <sub>GS</sub> =10V, (note4,5)		16		nC
Gate-source charge	Q <sub>gs</sub>			4.5		nC
Gate-drain charge	Q <sub>gd</sub>			7		nC
<b>Drain-source diode characteristics and maximum rating</b>						
Maximum continuous drain-source diode forward current	I <sub>S</sub>				4.5	A
Maximum pulsed drain-source diode forward current	I <sub>SM</sub>				18	A
Drain-source diode forward voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =2.25A			1.5	V
Reverse recovery time	t <sub>rr</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =4.5A		295		ns
Reverse recovery charge	Q <sub>rr</sub>	di/dt=100A/μs (note4)		2.7		μC


- Note: 1. repetitive rating: pulse width limited by maximum junction temperature  
 2. I<sub>AS</sub>=4.5A, L=11.5mH, V<sub>DD</sub>=50V, R<sub>G</sub>=25Ω, starting T<sub>J</sub>=25°C  
 3. I<sub>SD</sub>≤4.5A, di/dt≤100A/μs, V<sub>DD</sub>≤BV<sub>DSS</sub>, starting T<sub>J</sub>=25 °C  
 4. Pulse test: pulse width≤300μs, duty cycle≤2%  
 5. Essentially independent of operating temperature Typical characteristics

**7. Test circuits and waveforms**


**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage**




**Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature**




**Figure 5. Capacitance Characteristics**




**Figure 6. Gate Charge Characteristics**




**Figure 7. Breakdown Voltage Variation vs. Temperature**




**Figure 8. On-Resistance Variation vs. Temperature**




**Figure 9. Maximum Safe Operating Area**





**Figure 10. Maximum Drain Current vs. Case Temperature**





**Figure 11. Transient Thermal Response Curve**



**Gate Charge Test Circuit & Waveform**



**Resistive Switching Test Circuit & Waveforms**



**Unclamped Inductive Switching Test Circuit & Waveforms**

