

650V N-ch Super-Junction MOSFET

General Features

- Proprietary New Super-Junction Technology
- $R_{DS(ON),typ}$ =0.16 Ω @ V_{GS} =10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

Applications


- Adaptor
- Charger
- SMPS Standby Power

Ordering Information

Part Number	Package	Brand
SPTP65R160	TO-220	ĭ
SPTA65R160	TO-220F	ĭ

(PG) Lead Free Package and Finish

BV _{DSS@} T _{J=150} ℃	R _{DS(ON),typ.}	I _D
700V	0.16Ω	20A



Package Not to Scale

Absolute Maximum Ratings

T_C=25°C unless otherwise specified

Cumbal	Symbol Parameter		Value		
Symbol	Oymbol Tarameter	SPTP65R160	TP65R160 SPTA65R160		
V _{DSS}	Drain-to-Source Voltage	6	50	V	
V_{GSS}	Gate-to-Source Voltage	±	±30		
I _D	Continuous Drain Current	20		А	
I _{DM}	Pulsed Drain Current at V _{GS} =10V ^[1]	60		Α	
E _{AS}	Single Pulse Avalanche Energy ^[2]	800		mJ	
P _D	Power Dissipation	176	34	W	
T _L	Soldering Temperature Distance of 1.6mm from case for 10 seconds	300		°C	
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150		C	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	Max. \	Unit	
		SPTP65R160	SPTA65R160	Offic
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	0.71	3.67	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62	100	C/ \\



Electrical Characteristics

OFF Characteristics

T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	650			V	V _{GS} =0V, I _D =250uA
	I _{DSS} Drain-to-Source Leakage Current			1	^	V _{DS} =650V, V _{GS} =0V
IDSS				100	uA	V _{DS} =520V, V _{GS} =0V, T _J =125℃
I _{GSS}	Gate-to-Source Leakage Current			+100	A	V _{GS} =+30V, V _{DS} =0V
				-100	nA	V _{GS} =-30V, V _{DS} =0V

ON Characteristics

T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance ^[3]		0.16	0.18	Ω	V _{GS} =10V, I _D =10A
$V_{GS(TH)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}=V_{GS}$, $I_{D}=250uA$
gfs	Forward Transconductance ^[3]		19		S	VDS=10V,ID=20A

Dynamic Characteristics

Essentially independent of operating temperature

y manne emanation of the same			2000 maopondon or operating temperature				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
C _{iss}	Input Capacitance		1600			V 0V	
C _{rss}	Reverse Transfer Capacitance		15		pF	V_{GS} =0V, V_{DS} =50V, f =1.0MH $_{Z}$	
C _{oss}	Output Capacitance		220				
Qg	Total Gate Charge		40				
Q _{gs}	Gate-to-Source Charge		7.5		nC	V_{DD} =520V, I_{D} =20A, V_{GS} =0 to 10V	
Q_{gd}	Gate-to-Drain (Miller) Charge		15				

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		15			
trise	Rise Time		15		nS	V_{DD} =400V, I_{D} =20A, V_{GS} =10V R_{Q} =25 Ω
td(OFF)	Turn-Off Delay Time		95			
t fall	Fall Time		10			3 = -



Source-Drain Body Diode Characteristics

T_J=25℃ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current ^[2]			20	Α	Maximum Ratings
I _{SM}	Pulsed Source Current ^[2]			60	А	Maximum Raungs
V_{SD}	Diode Forward Voltage		0.95	1.2	V	$I_S=20A$, $V_{GS}=0V$
t rr	Reverse Recovery Time		450		ns	VR=480V,VGS=0V
Qrr	Reverse Recovery Charge		8.0		uC	IF= I _S , di/dt =100A/µs

Note:

^[1] Repetitive Rating: Pulse width limited by maximum junction temperature [2] L = 10mH, VDD= 50V, Starting TJ= 25° C

^[3] Pulse Test: Pulse width ≤ 380us, Duty Cycle≤ 2%



Typical Characteristics

Figure 1. Output Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 5. Gate Charge




Figure 2. Transfer Characteristics




Figure 4. Capacitance





Figure 6. Body Diode Forward Voltage






Typical Characteristics(Cont.)

Figure 7. On-Resistance vs. Junction Temperature 3 V_{GS} = 10V R_{DS(on)}, (Normalized) 2.5 $I_{D} = 10A$ 2 1.5 0.5 -100 -50 50 100 150 200 T_J, Junction Temperature (°C)

Figure 8. Threshold Voltage vs. Junction Temperature $I_{D} = 250 \mu A$ 0.4 V_{GS(th)}, (Variance) 0 -0.4 -0.8 -1.2 -100 -50 0 50 100 150 200 T_J, Junction Temperature (°C)

Figure 9. Transient Thermal Impedance Z_{thJC}, Thermal Impedance (K/W) 100 10-1 D = 0.510⁻² D = 0.2D = 0.1D = 0.0510⁻³ D = 0.02D = 0.01Single Pulse 10-4 10-6 10-5 10-4 **10**-3 10-2 100 10-7 T_p, Pulse Width (s)





Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - whose failure to perform when properly used in accordance with instructions
 for used provided in the labeling, can be reasonably expected to result in significant
 injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.