

FORESEE®

FSNAND FS33ND02GS2 Datasheet

M-00169

Rev 1.1





Revision History:

Rev.	Date	Changes	Remark	Edited by
1.0	2019/6/6	Basic spec and architecture	Initial release	Cisu.Shi
1.1	2019/12/5	Revised some descriptions		Cisu.Shi

AGE AT AN AL, PROPERTY I. NOTE: INFORMATION IN THIS PRODUCT SPECIFICATION IS SUBJECT TO CHANGE AT ANYTIME WITHOUT NOTICE, ALL PRODUCT SPECIFICATIONS ARE PROVIDED FOR REFERENCE ONLY. TO ANY INTELLECTUAL, PROPERTY RIGHTS IN LONGSYS ELECTRONICS CO., LTD. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED.

www.longsys.com Longsys Electronics



Contents

Contents	
4 INTEROPLICATION	<u>_</u>
	5
1.1. General Description	
1.2. Flash ID	
1.3. Device Features	
1.4. Product List	
1.5. Connection Diagram	
1.6. Pin Description	
1.7. System Block Diagram	
2. DEVICE OPERATION	
2.1. Command Sets	
2.2. Reset Operation	
2.3. Read ID	
2.4. Page Read Operation	
2.5. Page Program Operation	
2.6. Copy-Back Program Operation	
2.7. Block Erase Operation	
2.8. Unaligned Two-Plane Operation	
2.9. Two-Plane Page Program Operation	
2.10. Two-Plane Copy-Back Program Operation	
2.11. Two-Plane Block Erase Operation	

FORESEE®

2.13. ECC Read Status	25
2.14. ECC Sector Information	26
2.15. Ready/Busy	27
3. Electrical Characteristic	27
3.1. Valid Block	27
3.2. Recommended Operating Conditions	
3.3. Absolute Maximum DC Ratings	
3.4. DC Operating Characteristics	
3.5. Input / Output Capacitance (TA=25°C, VCC=3.3V, f=1.0Mhz)	
3.6. Read / Program / Erase Characteristics	
3.7. AC Timing Parameters Table	
4. NAND FLASH TECHNICAL NOTES	
4.1. Initial Invalid Block(s)	30
4.2. Identifying Initial Invalid Block(s)	30
4.3. Error in Write or Read Operation	31
4.4. Addressing for Program Operation	34
4.5. System Interface Using CE# Don't-Care	34
5. Timing	35
5.1. Data Protection & Power Up Sequence	35
5.2. Mode Selection	36
5.3. Command Latch Cycle	37
5.4. Address Latch Cycle	37
5.5. Input Data Latch Cycle	38
5.6. Serial Access Cycle after Read (CLE=L, WE#=H, ALE=L)	38
5.7. Read Status Cycle	38
5.8. ECC Read Status Cycle	39
5.9. Read Operation	
5.10. Page Program Operation	
5.11. Read Operation (Intercepted by CE#)	
5.12. Random Data Output In a Page Operation	42
5.13. Page Program Operation with Random Data Input Operation	
5.14. Copy-Back Program Operation	
5.15. Copy-Back Program Operation with Random Data Input Operation	46
5.16. Block Erase Operation	48
5.17. Read ID Operation	48
5.18. Two-Plane Page Program Operation	
5.19. Two-Plane Copy-Back Program Operation	
5.20. Two-Plane Block Erase Operation	
6. Physical Diagram	54
6.1. 48-Pin Thin Small Outline Package(TSOP)	54
6.2. 63-Pin Ball Grid Array (BGA)	





1.1. General Description

The FORESEE FSNAND is offered in 3.3 VCC with x8 I/O interface. Its NAND cell provides the most cost-effective solution for the solid state application market. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data.

www.longsys.com Longsys Electronics



1.2. Flash ID

Product Family	1st Cycle	2nd Cycle	3rd Cycle	4th Cycle	5th Cycle	
FS33ND02GS2	ECh	DCh	10h	95h	56h	

1.3. Device Features

Voltage Supply

- V_{CC} : 3.3V (2.7V ~ 3.6V)

Organization

- Memory Cell Array: (256M + 8M) Byte

Page Size: (2K + 64) ByteData Register: (2K + 64) Byte

- Block Erase: (128K + 4K) Byte

Automatic Program and Erase

- Page Program: (2K + 64) Byte

Page Read Operation

Random Read: 25µs(Max.)Serial Access: 25ns(Min.)

- Data Transfer Rate: SDR 40Mhz (40MB/s)

Fast Write Cycle Time

Page Program time : 400μs(Typ.)Block Erase Time : 4.5ms(Typ.)

Command/Address/Data Multiplexed I/O Port Hardware Data Protection

- Program/Erase Lockout During Power Transitions

Command Driven Operation

Operation Temperature

- -40℃~85℃

Reliability

- 100,000 P/E Cycle(Typ.)
- 10 Year Data retention (4bit/512byte ECC)




1.4. Product List

[Table 1] Product List

Part Number	iber Density		Organization	Package Size(mm)	VCC Range
FS33ND02GS208TFI0	2Gb	TSOP 48	x8	12*20	2.7V ~ 3.6V
FS33ND02GS208BFI0	2Gb	BGA 63	x8	9*11	2.7V ~ 3.6V

Marketing Part Number Chart



Rev 1.1




Longsys Electronics www.longsys.com Page 8






Longsys Electronics www.longsys.com







www.longsys.com Longsys Electronics
Page 10



Figure 2 63-BGA Contact, x8 Device (Top View)

1.6. Pin Description

[Table 2] Pin Description

Pin Name	Pin Function
I/O ₀ ~ I/O ₇	DATA INPUTS/OUTPUTS
	The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
O. D.	
CLE	COMMAND LATCH ENABLE
	The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE# signal.
ALE	ADDRESS LATCH ENABLE
	The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of WE# with ALE high.
CE#	CHIP ENABLE
	The CE# input is the device selection control. When the device is in the Busy state, CE# high is ignored, and the
	device does not return to standby mode in program or erase operation.
RE#	READ ENABLE
	The RE# input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid t_{REA} after the falling edge of RE# which also increments the internal column address counter by one.
WE#	WRITE ENABLE
	The WE# input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the
	WE# pulse.
WP#	WRITE PROTECT
	The WP# pin provides inadvertent program/erase protection during power transitions. The internal high voltage
	generator is reset when the WP# pin is active low.
R/B#	READY/BUSY OUTPUT
	The R/B# output indicates the status of the device operation. When low, it indicates that a program, erase or
	random read operation is in process and returns to high state upon completion. It is an open drain output and
	does not float to high-z condition when the chip is deselected or when outputs are disabled.
VCC	POWER
	VCC is the power supply for device.
VSS	GROUND
NC	NO CONNECTION

NOTE

Connect all V_{CC} and V_{SS} pins of each device to common power supply outputs.



1.7. System Block Diagram





Figure 3 FSNAND Functional Block Diagram



1.8. Addressing

[Table 3] Address Cycle Map												
Bus cycle	I/O 0	I/O ₁	I/O 2	I/O ₃	I/O 4	I/O 5	I/O ₆	I/O ₇				



1st Cycle	A0	A1	A2	А3	A4	A5	A6	A7							
									Column Address						
2nd Cycle	A8	A9	A10	A11	L	L	L	L	Column Address						
3rd Cycle	A12	A13	A14	A15	A16	A17	A18	A19	Row Address Page						
									Address : A12~ A17						
4th Cycle	A20	A21	A22	A23	A24	A25	A26	A27	Plane Address : A18 Block Address : A19~A28						
									Additss . A17 A20						
5th Cycle	A28	L	L	L	L	L	L	L							
NOTE : 1) Column Add			ss of the Re	egister.					CV						
2) L must be set 3) The device i			l input of a	ddress cyc	les than re	equired.									
									O						
								X							
							X/I								
					. 6										
_															
2. DEV	ICE C	PER	ATIO:	N											
		D.													
2.1. Con	nmand	l Sets)												
[Table 4] Com															

NOTE:

- 1) Column Address: Starting Address of the Register.
- 2) L must be set to "Low".
- 3) The device ignores any additional input of address cycles than required.

2. DEVICE OPERATION

2.1. Command Sets

[Table 4] Command Sets

Function	1st Cycle	2nd Cycle	Acceptable Command during Busy				
Read ³⁾	00h	30h					
Read for Copy Back	00h	35h					
Read ID	90h	-					
Reset	FFh	-	0				
Page Program	80h	10h					
Copy-Back Program	85h	10h					




Block Erase	60h	D0h	
Two-Plane Page Program ²⁾	80h11h	81h10h	
Two-Plane Copy-Back Program ²⁾	85h11h	81h10h	
Two-Plane Block Erase	60h60h	D0h	
Random Data Input ¹⁾	85h	-	
Random Data Output ¹⁾	05h	E0h	
Read Status	70h	-	0
ECC Read Status	7Ah		

NOTE:

- 1) Random Data Input/Output can be executed in a page.
- 2) Any command between 11h and 81h is prohibited except 70h and FFh.

2.2. Reset Operation

The reset command FFh resets the read/program/erase operation and clear the status register to be C0h (when WP# is high). The reset command during the program/erase operation will result in the content of the selected locations (perform programming/erasing) might be partially programmed/erased. If the Flash memory has already been set to reset stage with reset command, the additional new reset command is invalid.





2.3. Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h.

For the FORESEE device, five read cycles sequentially output the 1st Cycle, and the device code and 3rd, 4th, and 5th cycle ID, respectively. The command register remains in Read ID mode until further commands are issued to it.




Figure 6 Read ID Sequence

[Table 5]00h Address ID cycle

Part Number	Part Number 1st Cycle		3rd Cycle	4th Cycle	5th Cycle	
FS33ND02GS2	ECh	DCh	10h	95h	56h	

[Table 6]3rd ID Data

Tuble of Stuth Butt	Description	I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀
	1							0	0
Internal Chip Number	2							0	1
	4							1	0
	8							1	1
	2 Level Cell					0	0		
Call Tyme	4 Level Cell					0	1		
Cell Type	8 Level Cell					1	0		
	16 Level Cell					1	1		
Number of	1			0	0				
Simultaneously	2			0	1				
Programmed Pages	4			1	0				
	8			1	1				
Interleave Program	Not Support Support		0						
Between multiple chips			1						
	Not Support Support	0							
Cache Program		1							

Rev 1.1

Table 7]4th ID Data								C	
	Description	I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀
Page Size (w/o redundant area)	1KB 2KB 4KB 8KB					S		0 0 1 1	0 1 0 1
Block Size (w/o redundant area)	64KB 128KB 256KB 512KB			0 0 1 1	0 1 0 1				
Redundant Area Size (byte/512byte)	8 16		6				0 1		
Organization	x8 x16		0						
Serial Access Minimum	50ns/30ns 25ns Reserved Reserved	0 1 0 1				0 0 1 1			

[Table 8]5th ID Data

[Table 0]3th ID Data	Description	I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀
Plane Number	1 2 4 8					0 0 1	0 1 0 1		
Plane Size (w/o redundant Area)	64Mb 128Mb 256Mb 512Mb 1Gb 2Gb 4Gb		0 0 0 0 1 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0 1				
Proccess	21nm 1ynm reserved reserved							0 1 0 1	1 0 0 1
Reserved		0						0	0




2.4. Page Read Operation

The device array is accessed in Page of 2,112 bytes. External reads begins after the R/B# pin goes to READY.

The Read operation may also be initiated by writing the 00h command and giving the address (column and row address) and being confirmed by the 30h command, the device begins the internal read operation and the chip enters busy state. The data can be read out in sequence after the chip is ready.

The device may output random data in a page instead of the consecutive sequential data by writing random data output command. The column address of next data, which is going to be out, may be changed to the address which follows random data output command. Random data output can be operated multiple times regardless of how many times it is done in a page.



Rev 1.1




Figure 8 Page Read with Random Data Output Sequence

2.5. Page Program Operation

The device is programmed basically on a page basis, and each page shall be programmed only once before being erased. The memory is programmed by page, which is 2,112 bytes. After Program load command (80h) is issued and the row and column address is given, the data will be loaded into the chip sequentially. Random Data Input command (85h) allows multiple data load in non-sequential address. After data load is complete, program confirm command (10h) is issued to start the page program operation. The page program operation in a block should start from the low address to high address.

Once the program process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B# output, or the Status bit (I/O6) of the Status Register. When the Page Program is complete, the Write Status Bit (I/O0) may be checked (Figure 9). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s.

During the Page Program progressing, only the read status register command and reset command are accepted, others are ignored.




Figure 9 Page Program Sequence






Figure 10 Program Operation with Random Data Input Sequence

2.6. Copy-Back Program Operation

Copy-Back program with Read for Copy-Back is configured to quickly and efficiently rewrite data stored in one page. The benefit is especially obvious when a portion of a block is updated and the rest of the block also needs to be copied to the newly assigned free block. Copy-Back operation is a sequential execution of Read for Copy-Back and of copy-back program with the destination page address. A read operation with "35h" command and the address of the source page moves the whole 2,112-byte data into the internal data buffer. A bit error is checked by sequential reading the data output. In the case where there is no bit error, the data do not need to be reloaded. Therefore Copy-Back program operation is initiated by issuing Page-Copy Data-Input command (85h) with destination page address. Actual programming operation begins after Program Confirm command (10h) is issued. Once the program process starts, the Read Status Register command (70h) may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B# output, or the Status bit (I/O6) of the Status Register. When the Copy-Back Program is complete, the Write Status Bit (I/O0) may be checked (Figure 11). The command register remains in Read Status command mode until another valid command is written to the command register. During copy-back program, data modification is possible using random data input command (85h) as shown in Figure 11.




Figure 11 Copy-Back Program Sequence

NOTE:

Copy-Back Program operation is allowed only within the same memory plane.




Figure 12 Copy-Back Program with Random Data Input Sequence




2.7. Block Erase Operation

The Erase operation is done on a block basis. Block address loading is accomplished in three cycles initiated by an Erase Setup command (60h). Only address A18 to A28 is valid while A12 to A17 is ignored. The Erase Confirm command (D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

The completion of the erase operation can be detected by R/B# pin or Status register bit (IO6). Recommend to check the status register bit IO0 after the erase operation completes.

During the erasing process, only the read status register command and reset command can be accepted, others are ignored.





2.8. Unaligned Two-Plane Operation

Two-Plane Read/Program operation is supported in unaligned block addresses, as long as page addresses are same in all planes.





Figure 14 Example of Unaligned Two-Plane Operation

2.9. Two-Plane Page Program Operation

Two-Plane Page Program is an extension of Page Program, for a single plane with 2112 byte page registers. Since the device is equipped with two memory planes, activating the two sets of 2112 byte page registers enables a simultaneous programming of two pages. After writing the first set of data up to 2112 byte into the selected page register, Dummy Page Program command (11h) instead of actual Page Program command (10h) is inputted to finish data-loading of the first plane. Since no programming process is involved, R/B# remains in Busy state for a short period of time (tDBSY). Read Status command (70h) may be issued to find out when the device returns to Ready state by polling the Ready/Busy status bit (I/O 6). Then the next set of data for the other plane is inputted after the 81h command and address sequences. After inputting data for the last plane, actual True Page Program (10h) instead of dummy Page Program command (11h) must be followed to start the programming process. The operation of R/B and Read Status is the same as that of Page Program. Although two planes are programmed simultaneously, pass/fail is not available for each page when the program operation completes. Status bit of I/O 0 is set to "1" when any of the pages fails.



www.longsys.com



NOTE:

- 1) It is noticeable that same row address except for A18 is applied to the two blocks.
- 2) Any command between 11h and 81h is prohibited except 70h and FFh.






Figure 15 Two-Plane Page Program Sequence

2.10. Two-Plane Copy-Back Program Operation

Two-Plane Copy-Back Program is an extension of Copy-Back Program, for a single plane with 2112 byte page registers. Since the device is equipped with two memory planes, activating the two sets of 2112 byte page registers enables a simultaneous programming of two pages.












Figure 17 Two-Plane Copy-Back Program Operation with Random Data Input Sequence

NOTE:

- 1) Copy-Back Program operation is allowed only within the same memory plane.
- 2) Any command between 11h and 81h is prohibited except 70h and FFh.

2.11. Two-Plane Block Erase Operation

Basic concept of Two-Plane Block Erase operation is identical to that of Two-Plane Page Program. Up to two blocks, one from each plane can be simultaneously erased. Standard Block Erase command sequences (Block Erase Setup command (60h) followed by three address cycles) may be repeated up to twice for erasing up to two blocks. Only one block should be selected from each plane. The Erase Confirm command (D0h) initiates the actual erasing process. The completion is detected by monitoring R/B pin or Ready/Busy status bit (I/O6).






Figure 18 Two-Plane Block Erase Sequence

2.12. Read Status

The device provides a status register that outputs the device status by writing a command code 70h, and then the IO pins output the status at the falling edge of CE# or RE# which occurs last. Even though when multiple flash devices are connecting in system and the R/B# pins are common-wired, the two lines of CE# and RE# may be checked for individual devices status separately. The command register remains in Read Status mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command (00h) should be given before starting read cycles.

[Table 9] Status Register Definition for 70h Command

I/O	Page Program	Block Erase	Read	Definition
I/O 0	Pass/Fail	Pass/Fail	Not use	Pass: "0" Fail: "1"
I/O 1	Not use	Not use	Not use	Don't -cared
I/O ₂	Not use	Not use	Not use	Don't -cared
I/O 3	Not use	Not use	Normal or uncorrectable / Recommended to rewrite	Chip Read Status Normal or uncorrectable : 0 Recommended to rewrite : 1
I/O ₄	Not use	Not use	Not use	Don't -cared
I/O 5	Not use	Not use	Not use	Don't -cared
I/O 6	Ready/Busy	Ready/Busy	Ready/Busy	Busy : "0" Ready : "1"
I/O 7	Write Protect	Write Protect	Write Protect	Protected : "0" Not Protected : "1"

NOTE:

I/Os defined 'Not use' are recommended to be masked out when Read Status is being executed.

2.13. ECC Read Status

Using the ECC Read Status function, the Error Correction Status can be identified.

ECC is performed on the NAND Flash main and spare areas.

The ECC Read Status function also shows the number of errors in a sector as identified from a ECC check during a read operation.

[Table 10] ECC Status Bytes

I/07	I/06	I/05	I/04	I/03	I/02	I/01	I/00
Sector Inform	ation			ECC Status			





[Table 11] ECC Status

I/03 to I/00	ECC Status	
0000	No Error	
0001	1bit error (Correctable)	
0010	2bit error (Correctable)	
0011	3bit error (Correctable)	
0100	4bit error (Correctable)	
Others	Reserve	

[Table 12]Sector Information

I/07 to I/04	Sector Information
0000	1st Sector (Main and Spare area)
0001	2nd Sector (Main and Spare area)
0010	3rd Sector (Main and Spare area)
0011	4th Sector (Main and Spare area)
Others	Reserved

2.14. ECC Sector Information

ECC is generated by internal ECC logic during program operation.

During Read operation, the device automatically executes ECC. After read operation is executed, read status command can be issued to identify the read status the read status remains unmodified until other valid commands are executed.

[Table 13] 2KByte Page Assignment

1'st Main	2'nd Main	3'rd Main	4'th Main	1'st Spare	2'nd Spare	3'rd Spare	4'th Spare
512B	512B	512B	512B	16B	16B	16B	16B

[Table 14] Definition of 528Byte Sector

Sector	Column Address (Byte)	
Sector	Main Field	Spare Field
1'st Sector	0 ~ 511	2,048 ~ 2,063
2'nd Sector	512 ~ 1,023	2,064 ~ 2,079
3'rd Sector	1,024 ~ 1,535	2,080 ~ 2,095
4'th Sector	1,536 ~ 2,047	2,096 ~ 2,111

NOTE:

The Internal ECC manages all data of Main area and Spare area.

A sector is the minimum unit for program operation and the number of program per page must not exceed 1.



2.15. Ready/Busy

The R/B# is an open-drain output pin and a pull-up resistor is necessary to add on the R/B# pin. The R/B# outputs the ready/busy status of read/program/ erase operation of the device. When the R/B# is at low, the device is busy for read or program or erase operation. When the R/B# is at high, the read/program/erase operation is finished.




Figure 20 Rp vs tr, tf & Rp vs ibusy

Rp Value Guidence

The rise time of the R/B# signal depends on the combination of Rp and capacitive loading of the R/B# circuit. It is approximately two times constants (Tc) between the 10% and 90% points on the R/B# waveform. $T_C = R \times C$

Where R = Rp (Resistance of pull-up resistor), and C = C_L (Total capacitive load)

The fall time of the R/B# signal majorly depends on the output impedance of the R/B# signal and the total load capacitance.

$$Rp (Min.) = \frac{Vcc (Max.) - VOL (Max.)}{IOL + \Sigma IL}$$

Notes

Considering of the variation of device-by-device, the above data is for reference to decide the resistor value.

 $\mbox{\sc Rp}$ maximum value depends on the maximum permissible limit of tr.

IL is the total sum of the input currents of all devices tied to the $\ensuremath{R/B}$ pin.

3. Electrical Characteristic

3.1. Valid Block

[Table 15] The Number of Valid Block

Parameter	Symbol	Min	Тур.	Max	Unit
FS33ND02GS2	NVB	2,008	-	2,048	Blocks



3.2. Recommended Operating Conditions

[Table 16] Recommended Operating Conditions

Parameter	Symbol	Min	Тур.	Max	Unit				
Power Supply Voltage	VCC	2.7	3.3	3.6	V				
Ground Supply Voltage	VSS	0	0	0	v				

3.3. Absolute Maximum DC Ratings

[Table 17] Absolute Maximum Ratings

Table 17 Absolute Maxillum Ratings			
Parameter	Symbol	Rating	Unit
	VCC	-0.6 to + 4.6	
Voltage on any pin relative to VSS	VIN	-0.6 to + 4.6	V
	VI/O	-0.6 to VCC + 0.3 (< 4.6V)	
Temperature Under Bias	TBIAS	-40 to +85	$^{\circ}$

NOTE:

 $Minimum\ DC\ voltage\ is\ -0.6V\ on\ input/output\ pins.\ During\ transitions, this\ level\ may\ undershoot\ to\ -2.0V\ for\ periods\ <30ns.$

Maximum DC voltage on input/output pins is VCC+0.3V which, during transitions, may overshoot to VCC+2.0V for periods <20ns.

Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

3.4. DC Operating Characteristics

[Table 18] DC & Operating Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Page Read Access Operation Current	ICC1	tRC=50ns CE#=VIL, IOUT=0mA	-	45	20	
Program Operation Current	ICC2	-	-	15	30	mA
Erase Operation Current	ICC3	-	-			
Stand-by Current (TTL)	ISB1	CE#=VIH, WP#=0V/VCC	-	-	1	
Stand-by Current (CMOS)	ISB2	CE#=VCC-0.2, WP#=0V/VCC	-	10	70	
Input Leakage Current	ILI	VIN=0 to VCC(max)	-	-	±10	μΑ
Output Leakage Current	ILO	VOUT=0 to VCC(max)	-	-	±10	
Input High Voltage	VIH	-	0.8xVCC	-	VCC+0.3	
Input Low Voltage, All inputs	VIL	-	-0.3	-	0.2xVCC	17
Output High Voltage Level	VOH	IOH=-400μA	2.4	-	-	V
Output Low Voltage Level	VOL	IOL=2.1mA	-	-	0.4	
Output Low Current (R/B#)	IOL(R/B #)	VOL=0.4V	8	10	-	mA

NOTE:

VIL can undershoot to -0.4V and VIH can overshoot to VCC +0.4V for durations of 20ns or less. Typical value is measured at VCC=3.3V, TA=25 $^{\circ}$ C. Not 100% tested.



3.5. Input / Output Capacitance (TA=25°C, VCC=3.3V, f=1.0Mhz)

[Table 19] Input / Output Capacitance

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	Cı/o	V _{IL} =0V	-	8	pF
Input Capacitance	Cin	V _{IN} =0V	-	8	pF

NOTE

Capacitance is periodically sampled and not 100% tested.

3.6. Read / Program / Erase Characteristics

[Table 20] NAND Read / Program / Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Data Transfer from Cell to Register	tR	-		25	μs
Program Time	tPROG	-	400	900	μs
Dummy Busy Time for Two-Plane Page Program	tDBSY		0.5	1	μs
Number of Partial Program Cycles	Nop	-		1	cycles
Block Erase Time	tBERS	-	4.5	16	ms

NOTE:

3.7. AC Timing Parameters Table

[Table 21] AC Timing Characteristics

Parameter	Symbol	Min	Max	Unit
CLE Setup Time	tCLS ¹⁾	12	-	ns
CLE Hold Time	tCLH	5	-	ns
CE# Setup Time	tCS1)	20	-	ns
CE# Hold Time	tCH	5	-	ns
WE# Pulse Width	tWP	12	-	ns
ALE Setup Time	tALS1)	12	-	ns
ALE Hold Time	tALH	5	-	ns
Data Setup Time	tDS1)	12	-	ns
Data Hold Time	tDH	5	-	ns
Write Cycle Time	tWC	25	-	ns
WE# High Hold Time	tWH	10	-	ns
Address to Data Loading Time	tADL ²⁾	70	-	ns
ALE toRE# Delay	tAR	10	-	ns
CLE to RE# Delay	tCLR	10	-	ns
Ready to RE# Low	tRR	20	-	ns
RE# Pulse Width	tRP	12	-	ns
WE# High to Busy	tWB	-	100	ns
Read Cycle Time	tRC	25	-	ns
RE# Access Time	tREA	-	20	ns
CE# Access Time	tCEA	-	25	ns
RE# High to Output Hi-Z	tRHZ	-	100	ns
CE# High to Output Hi-Z	tCHZ	-	30	ns

Typical value is measured at VCC=3.3V, $T_A\!\!=\!\!25\,^\circ\!\!\mathrm{C}$. Not 100% tested.

Typical program time is defined as the time within which more than 50% of the whole pages are programmed at 3.3V VCC and 25° C temperature.

Rev 1.1



CE# High to ALE or CLE Don't Care	tCSD	0	-	ns
RE# High to Output Hold	tRHOH	15	-	ns
RE# Low to Output Hold	tRLOH	5		ns
Data Hold Time after CE# Disable	tCOH	15	-	ns
RE# High Hold Time	tREH	10	-	ns
Output Hi-Z to RE# Low	tIR	0	-	ns
RE# High to WE# Low	tRHW	100	-	ns
WE# High to RE# Low	tWHR	60	-	ns
Device Resetting Time (Read/Program/Erase)	tRST	-	5/10/500 1)	μs

NOTE:

4. NAND FLASH TECHNICAL NOTES

4.1. Initial Invalid Block(s)

The initial invalid blocks are included in the device while it gets shipped called. Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. During the time of using the device, the additional invalid blocks might be increasing; therefore, it is recommended to check the invalid block marks and avoid using the invalid blocks. Furthermore, please read out the initial invalid block and the increased invalid block information before any erase operation since it may be cleared by any erase operation.

4.2. Identifying Initial Invalid Block(s)

While the device is shipped, the value of all data bytes of the good blocks are FFh. The initial invalid block(s) status is defined by the 1st byte in the spare area. Longsys makes sure that either the 1st or 2nd page of every initial invalid block has non-FFh data at the column address of 2048.

Therefore, the system must be able to recognize the initial invalid block(s) based on the original initial invalid block information and create the initial invalid block table via the following suggested flow chart. The erase operation at the invalid block is not recommended.

¹⁾ The transition of the corresponding control pins must occur only once while WE# is held low.

²⁾ t_{ADL} is the time from the WE# rising edge of final address cycle to the WE# rising edge of first data cycle. 3) If reset command(FFh) is written at Ready state, the device goes into Busy for maximum 5μ s.






Figure 21 Flow Chart to Create Initial Invalid Block Table

4.3. Error in Write or Read Operation

The device may fail during a Read, Program or Erase operation. The following possible failure modes should be considered when implementing a highly reliable system. Block replacement should be done while status read failure after erase or program. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. In case of Read, ECC must be employed. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks. [Table 22] Failure Cases

	Failure Mode	Detection and Countermeasure Sequence
	Erase Failure	Read Status after Erase> Block Replacement
Write	Program Failure	Read Status after Program> Block Replacement
Read	Single bit Failure	Verify ECC -> ECC Correction

ECC

Error Correcting Code --> Hamming Code etc. Example) 1bit correction & 2bit detection





Figure 22 Program Flow Chart

If program operation results in an error, map out the block including the page in error and copy the target data to another block.

www.longsys.com

onlesses





^{*}If erase operation results in an error, map out the failing block and replace it with another block.

Figure 23 Erase Flow Chart& Read Flow Chart




Figure 24 Block Replacement

- 1. When an error happens in the nth page of the Block 'A' during erase or program operation.
- 2.Copy the data in the 1st \sim (n-1)th page to the same location of another free block. (Block'B')
- 3. Then, copy the nth page data of the Block 'A' in the buffer memory to the nth page of the Block'B'.


www.longsys.com



4. Do not erase or program to Block 'A' by creating an 'invalid block' table or other appropriate scheme.

4.4. Addressing for Program Operation

Within a block, the page program operation in a block should start from the low address to high address. Random page address programming is prohibited. In this case, the definition of LSB page is the LSB among the pages to be programmed. Therefore, LSB doesn't need to be page 0.






Figure 25

[Table 23]Address Information

Device	I/O	DATA	ADDRESS				
	I/Ox	Data In/Out	Col. Add1	Col. Add2	Row Add1	Row Add2	Row Add3
FS33ND02GS208TFI0	I/O ₀ ~ I/O ₇	2112Byte	A0~A7	A8~A11	A12~A19	A20~A27	A28~A28
FS33ND02GS208BFI0	I/O 0 ~ I/O 7	2112Byte	A0~A7	A8~A11	A12~A19	A20~A27	A28~A28

4.5. System Interface Using CE# Don't-Care

For an easier system interface, CE# may be inactive during the data-loading or serial access as shown below. The internal 2,112 byte data registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of μ -seconds, deactivating CE# during the data-loading and serial access would provide significant savings in power consumption.






Figure 27 Read Operation with CE# don't-care

5. Timing

5.1. Data Protection & Power Up Sequence

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever VCC is below about 2V (3.3V device). WP# pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down. A recovery time of minimum 1ms is required before internal



circuit gets ready for any command sequences as shown in Figure 28. The two step command sequence for program/erase provides additional software protection.




Figure 28 AC Waveforms for Power Transition

NOTE

- 1) During the initialization, the device consumes a maximum current of 30mA (ICC1).
- 2) Once Vcc drops under 2.5V, Vcc is recommended that it should be driven down to 0.5V and stay low under 0.5V for at least 1ms before Vcc power up.

5.2. Mode Selection

Table 24]Mode	Selection
----------	-------	-----------

CLE	ALE	CE#	WE#	RE#	WP#	Mode	
Н	L	L		Н	X		Command Input
L	Н	Ļ)	Н	Х	Read Mode	Address Input(5cycles)
Н	L	L		Н	Н		Command Input
L	Н	L		Н	Н	Write Mode	Address Input(5cycles)
L	L	L		Н	Н	Data Input	
L	L	L	Н	J 1	X	Data Output	
x	X	X	X	Н	X	During Read(Busy)	
X	X	X	X	X	Н	During Program(Busy)	
X	X	X	X	X	Н	During Erase(Busy)	
X	X ¹⁾	X	X	X	L	Write Protect	



X	X	Н	X	X	0V/VCC ²⁾ Stand-by

NOTE:

- 1) X can be VIL or VIH.
- 2) WP should be biased to CMOS high or CMOS low for standby.

5.3. Command Latch Cycle




Figure 29 Command Latch Cycle

5.4. Address Latch Cycle




Figure 30 Address Latch Cycle



5.5. Input Data Latch Cycle




Figure 31 Input Data Latch Cycle

5.6. Serial Access Cycle after Read (CLE=L, WE#=H, ALE=L)




Figure 32 Serial Access Cycle after Read (CLE=L, WE#=H, ALE=L)

NOTE:

- $Transition is \ measured \ at \ 200 mV \ from \ steady \ state \ voltage \ with \ load. \ This \ parameter \ is \ sampled \ and \ not \ 100\% \ tested.$ $tRHOH \ starts \ to \ be \ valid \ when \ frequency \ is \ lower \ than \ 20 Mhz.$

5.7. Read Status Cycle






Figure 33 Read Status Cycle

5.8. ECC Read Status Cycle




Figure 34 ECC Read Status Cycle

NOTE ·

1) ECC Read Status output should include all 4 sector information.



5.9. Read Operation





Figure 35 Read Operation

5.10. Page Program Operation



www.longsys.com



Figure 36 Page Program Operation

NOTE:

tADL is the time from the WE# rising edge of final address cycle to the WE# rising edge of first data cycle.




Figure 37 Read Operation (Intercepted by CE#)





5.12. Random Data Output In a Page Operation





Figure 38 Random Data Output In a Page Operation




ones ys confidential For still confidential F

Longsys Electronics www.longsys.com











ones ys

Longsys Electronics www.longsys.com






Figure 41 Copy-Back Program Operation with Random Data Input Operation

NOTE:

1) tADL is the time from the WE rising edge of final address cycle to the WE rising edge of first data cycle.

 $2) Copy-Back\ Program\ operation\ is\ allowed\ only\ within\ the\ same\ memory\ plane.$



5.16. Block Erase Operation





Figure 42 Block Erase Operation

5.17. Read ID Operation


www.longsys.com Longsys Electronics









R/B






www.longsys.com Longsys Electronics





2






tADL is the time from the WE rising edge of final address cycle to the WE rising edge of first data cycle.












Figure 46 Two-Plane Block Erase Operation

6. Physical Diagram

6.1. 48-Pin Thin Small Outline Package(TSOP)

Unit:mm/Inch




Figure 47 48-Pin Thin Small Outline Package

www.longsys.com Longsys Electronics



6.2. 63-Pin Ball Grid Array (BGA)






Figure 48 63-Pin Ball Grid Array