



N - Channel 250-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME2326A is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

PIN CONFIGURATION



N-Channel MOSFET

Ordering Information: ME2326A(Pb-free)

ME2326A-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V _{DS}	250	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current	I _D	TA=25°C	0.4
		TA=70°C	0.3
Pulsed Drain Current	I _{DM}	1.6	A
Maximum Power Dissipation	P _D	TA=25°C	1.4
		TA=70°C	0.9
Operating Junction Temperature	T _J	150	°C
Storage Temperature Range	T _{stg}	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	R _{θJA}	90	°C/W


* The device mounted on 1in² FR4 board with 2 oz copper

FEATURES

- R_{DS(ON)} ≤ 5.5Ω@V_{GS}=10V
- R_{DS(ON)} ≤ 5.5Ω@V_{GS}=4.5V
- Super high density cell design for extremely low R_{DS(ON)}
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter



N - Channel 250-V (D-S) MOSFET
Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	250			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1.0		3.0	V
I _{GSS}	Gate-Body Leakage	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =250V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-Resistance*	V _{GS} =10V, I _D =250mA		4.5	5.5	Ω
		V _{GS} =4.5V, I _D =250mA		4.5	5.5	
V _{SD}	Diode Forward Voltage *	I _S =250mA, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =10V, V _{GS} =10V, I _D =1.2A		11.2		nC
Q _g	Total Gate Charge	V _{DS} =10V, V _{GS} =4.5V, I _D =1.2A		4.1		
Q _{gs}	Gate-Source Charge			2.6		
Q _{gd}	Gate-Drain Charge			0.9		
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz		361		pF
C _{oss}	Output Capacitance			16		
C _{rss}	Reverse Transfer Capacitance			5.6		
t _{d(on)}	Turn-On Delay Time	V _{DD} =25V, R _L =25Ω R _G =25Ω, V _{GEN} =10V,		9.7		ns
t _r	Turn-On Rise Time			25.6		
t _{d(off)}	Turn-Off Delay Time			236		
t _f	Turn-Off Fall Time			275		







Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.



N - Channel 250-V (D-S) MOSFET


Typical Characteristics (T_J =25°C Noted)




N - Channel 250-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)


Gate Charge




Body-diode characteristics






Maximum Forward Biased Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient



SOT-23 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60

