

10/01/2019

Synchronous Rectification Driver with Green Mode Function

REV. 03

General Description

LD8526/P is a secondary side synchronous rectification (SR) driver IC. It is suited for flyback low side and high side synchronous rectification in CCM, DCM and QR mode. For forward freewheeling rectification application, LD8526/P can be applied in CCM and DCM operation.

In light load condition, LD8526/P will enter green mode to reduce operation current by stopping SR MOSFET driving function.

LD8526/P can generate its own supply voltage through low output voltage or high side rectification applications to charge battery.


Features

- Suited for low side and high side flyback synchronous rectification in CCM, DCM and QR(valley lock) mode
- Suited for forward freewheeling rectification in CCM and DCM
- Self-supplying for operation with low output voltage and/or high-side rectification without an auxiliary winding.
- Suited for primary side with peak load function (max. frequency 130kHz)
- Suited for PD application, which output voltage range from 3V to 21V, and VCC range from 3V to 6V.
- Programmable turn-off level
- Fast turn-off total delay of 30ns
- 200µA ultra-low green mode operation current
- Gate source/sink capability: 0.5A/-3A

Applications

- Switching AC/DC adaptor and battery charger
- Open frame switching power supply








10/01/2019

Pin Configuration

SOT-26 (TOP VIEW)



Y : Year code (D: 2004, E: 2005....) W : Week code

PP : Production code

Z26x : LD8526 or LD8526P

Ordering Information

Part number	Package		Top Mark	Shipping
LD8526 GL	SOT-26	Green Package	YWZ/26	3000 / tape & reel
LD8526P GL	SOT-26	Green Package	YWZ/26P	3000 / tape & reel

The LD8526/P is ROHS compliant/ green packaged.

Protection Mode

Part number	Int. OTP
LD8526	Auto-Restart
LD8526P	Auto-Restart


Pin Description

PIN (SOT-26)	NAME	FUNCTION
1	DRV	Driving pin, connector to GATE pin of MOSFET directly or through a resistor
2	GND	Ground pin
3	VCC	Supply voltage pin
4	DET	Synchronous rectification detection
5	HVR	HV linear regulator input
6	VIN	External supply input



10/01/2019

Block Diagram





10/01/2019

Absolute Maximum Ratings

DET	-1V ~ 200V
HVR	-1V ~ 200V
VIN	-0.3V ~ 30V
VCC	-0.3V ~ 7V
DRV	-0.3V~VCC+0.3V
Maximum Junction Temperature	150°C
Storage Temperature Range	-65°C to 150°C
Package Thermal Resistance (SOT-26)	200°C/W
Power Dissipation (SOT-26, at Ambient Temperature = 85°C)	200mW
Lead temperature (Soldering, 10sec)	260°C
ESD Voltage Protection, Human Body Model (except of DET/HVR Pin)	2.5KV
ESD Voltage Protection, Human Body Model (DET/HVR Pin)	1KV
ESD Voltage Protection, Machine Model	250V

Caution:

Stresses beyond the ratings specified in "absolute maximum ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Recommended Operating Conditions

Item	Min.	Max.	Unit
Operating Junction Temperature	-40	125	°C
Supply Voltage VIN		24	V
Supply Voltage VCC	3	6	V
Power MOS Gate Threshold Voltage	1.5	4	V
Operating Frequency		130	KHz
VCC capacitor	2.2		μF
MOSFET Ciss (1)	1000	5500	pF
Turn-Off Rgate (1)	0	5	Ω
RDET		600	Ω

Notes:

1. When MOSFET Ciss is the maximum value, turn-off R_{GATE} must be the minimum value. On the contrary, when MOSFET Ciss is the minimum, turn-off R_{GATE} must be the maximum.



Electrical Characteristics

$(T_A = +25^{\circ}C \text{ unless otherwise stated}, VIN=12V)$

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
HVR (VIN Pin)						
	HVR=30V, VCC=3.5V	ICHG_HVR1	20	35	50	mA
HVR charge current	HVR=12V, VCC=3.5V	ICHG_HVR2	10	20	30	mA
Leakage current	V _{HVR} =200V	Ihvr_lk			50	μA
Supply Voltage (VIN Pin)						
VIN charge current	VIN=12V, VCC=3.5V	ICHG_VIN	15	38	50	mA
Supply Voltage (VCC Pin)						
UVLO (on)		Vcc_on	2.8	3	3.2	V
UVLO (off)		Vcc_off		2.8		V
UVLO Hysteresis		Vcc_hys		0.2		V
	HVR=12V	Vvcc_h1	4.5	5.8	6.8	V
VCC Operating Voltage	VIN=12V	V _{VCC_H2}	4.5	6.0	6.8	V
	Vcc=5V, DET=65kHz,			2.2	3	mA
	4.7nF on GATE pin	IVCC_OP1				
Operating Current	Green mode	IVCC_OP2		200	250	μA
	UVLO_OFF mode			05		
	VCC=2.5v	Ivcc_off		25		μA
Detection Reference (DET	Pin)			_	-	
Turn-on voltage		Vdet_on	-400	-300	-150	mV
Turn-off voltage	(3)	V_{DET_OFF}	10	20	30	mV
Turn-off compensation current		IDET_OFF	85	100	115	μA
Ring Reject Threshold		V _{DET_R}	1.3	1.6	1.8	V
Ring Reject Threshold Hysteresis		Vdet_rhy		1.1		V
Ring Reject Window		T_{DET_WD}	50	70	100	ns
Leakage current	V _{DET} =200V	Idet_lk			1	μA
Max. Operating Limit	(1)	Fsw_max	150	180	220	kHz

LD8526/P



10/01/2019

PARAMETER	CONDITIONS	SYMBOL	MIN	ТҮР	MAX	UNITS
Drive (DRV Pin)						
Total Turn-on delay time	(2)	T _{D_ON}		65		ns
Total Turn-off delay time	(2)	T _{D_OFF}		25		ns
Pseudo dead time		T _{PDT}	4	5	6	μs
Output High Voltage	lo=+10mA	$V_{\text{DRV}_{\text{H}}}$	4.4	4.7		V
Output Low Voltage	lo=-10mA	V_{DRV_L}			0.5	V
Turn-off propagation delay		Τp		15		ns
Turn-on Rising time	(2), drive voltage from 20%(1V) to 80%(4V)	Tr		75	150	ns
Turn-off Falling time(2), drive voltage from 80%(4V) to 20%(1V)		Tf		13	30	ns
	LD8526	Ŧ	1.2	1.5	1.8	μs
Minimum On Time	LD8526P	Tmin_on	0.2	0.5	0.8	μs
	LD8526	Ŧ	0.7	1	1.3	μs
Minimum Off Time	LD8526P	T _{MIN_OFF}	0.1	0.3	0.5	μs
On Chip OTP (Over Tempe	erature) Auto-Recovery			-		
OTP Level	OTP Level (1)			150		°C
OTP Hysteresis (1)		Totp_hys		30		°C

Notes:

- 1. Guaranteed by design.
- 2. Load capacitance=4.7nF.
- 3. For avoiding SR being too late to turn off in CCM, R_{DET} must be adjusted from 600R down to appropriate value.



3.2

3.1

CON (V) 2.9

2.8

2.7

3.5

3.0

IVCC_OP1 (mA) 5.2 07 2.0

1.5

1.0 -40

0

-120

() -240 Lad-360


-480

-600

-40

0

-40



10/01/2019

LD8526/P

Leadtrend Technology Corporation www.leadtrend.com.tw LD8526/P-DS-03 October 2019

40

Temperature (°C) Fig. 7 Turn On Voltage vs. Temperature

120

80

60

50

-40

0

40


Temperature (°C) Fig. 8 Ring Reject Window vs. Temperature

80

120



10/01/2019



Leadtrend Technology Corporation www.leadtrend.com.tw LD8526/P-DS-03 October 2019

9



Application Information Operation Overview

The LD8526/P is a secondary side synchronous rectification driver IC for CCM and DCM operation. The LD8526/P not only has excellent dead time control function for safety in load transient, but also only needs very low operation current in green mode. In addition, LD8526/P can generate its own supply voltage through low output voltage or high side rectification applications to charge battery. Hence, LD8526/P is suitable for PD application.

LDO Charge Function

LD8526/P has two LDO (low drop-out regulator), which are used to provide VCC power. When LD8526/P is applied in low side, VIN is connected to DC output and HVR is connected to SR MOSFET drain pin. Once the primary side power on and DC output is below 4.4V, VCC will be charged by HVR via LDO and VCC will keep at 5.8V at heavy load. As DC output exceeds 4.4V, VCC will be replaced by VIN to charge via LDO. When VIN increases, VCC also rises until 5.2V.

When LD8526/P is applied in high side, HVR is connected to SR MOSFET drain pin, too. However VIN is floating. VCC can only be charge by HVR via the LDO. And in heavy load, the VCC is always maintained at 5.8V.

No matter LD8526/P is applied in high side or low side, a capacitor must exist from VCC to GND to store the energy.

Under Voltage Lockout (UVLO) and Enable Function

An UVLO comparator is implemented in it to detect the voltage on the VCC pin. It will assure the supply voltage enough to turn on the LD8526/P controllers and further to drive the synchronous rectifier. As shown in Fig. 15, the

LD8526/P


10/01/2019

UVLO(ON) and UVLO(OFF) are 3V and 2.8V respectively.

To enable synchronous rectifier, the following conditions must be met:

- 1. VCC > UVLO(ON)
- 2. Exit green mode
- 3. DET > VDET_ON

With these restrictions, synchronous rectifier always operates in stable condition. Therefore, some unstable transient, which are like turn-on, turn-off, output short, surge, ESD...etc., will not make synchronous rectifier unsafe when it works.




Green Mode Operation

For improving the efficiency in light load conditions, LD8526/P stops SR MOSFET driving function to reduce operation current, as shown in Fig. 16.

DET pin detects system behavior, and the internal logic circuit sets DRV to high or low. Hence, LD8526/P can enter/exit green mode normally, even under dynamic load.





Turn-on Phase

After a negative voltage (-300 mV typical) is sensed on the DET pin, the driver output voltage (Int. DRV, see Block Diagram) is made high and the internal MOSFET is switched on. After switch-on of the SR MOSFET, the input signal on the DET pin is blanked for 1.5μ s (LD8526). This will eliminate false switch-off due to high frequency ringing at the start of the secondary stroke.

Turn-off Phase


The DET pin has detection gate on time to do prediction gate pre-drop method ($T_{ON} \times 0.5 = T_{PREDICT}$), and adjusting V_{DS} decreases gate driver voltage to 4V (typical).

As soon as the DET voltage is above VDET_OFF, the driver output is pulled to ground. For avoiding SR being too late to turn off in CCM, the following condition must be met, as shown in Fig. 17.

 $V_{DET_OFF} - I_{DET_OFF} \times R_{DET} + X = -10mV$

Where $I_{DET_OFF} = 100\mu A$, $V_{DET_OFF} = +20mV$, X= thermal effect and parasitic inductance from trace & electronic components. Hence R_{DET} must be from 600Ω down to find the appropriate turn-off time.

The behavior of Int. DRV in DCM & CCM are shown separately in Fig. 18.



On-Chip OTP - Auto Recovery

An internal OTP circuit is embedded inside the LD8526/P to provide the worst-case protection for this controller. When the chip temperature rises and it's higher than the trip OTP level, the output will be disabled until the chip is cooled down below the hysteresis window.

Fig. 18

Recommend Layout Guide

11

In order for the system to work properly, layout must pay attention to the following points:

1. Keep the DET and GND loops as small as possible.

The power loop needs to be separated from the DET detection loop.

LD8526/P




3. Place VCC capacitor as close to IC as possible.

4. Keep the GND of IC and the source pin of MOS as short as possible.


5. To let MOS be turned OFF in time, keep 5nH~20nH inductance of PCB trace as shown in Fig.19 & Fig. 20 in red lines. The suggested trace configurations are listed below:

- a. 3.5mm*18mm*2oz
- b. 4mm*20mm*2oz
- c. 3.5mm*9mm*1oz
- d. 4mm*10mm*1oz
- e. 6mm*15mm*1oz

In high side application, DET detection point needs to be close to the output capacitor, and in low side application, DET detection point needs to be close to the transformer.








12



Package Information

SOT-26



Cumhal	Dimension in Millimeters		Dimensions in Inches		
Symbol	Min	Мах	Min	Мах	
А	2.692	3.099	0.106	0.122	
В	1.397	1.803	0.055	0.071	
С		1.450		0.057	
D	0.300	0.500	0.012	0.020	
F	0.95 TYP		0.037 TYP		
н	0.080	0.254	0.003	0.010	
I	0.050	0.150	0.002	0.006	
J	2.600	3.000	0.102	0.118	
М	0.300	0.600	0.012	0.024	
θ	0°	10°	0°	10°	

LD8526/P



10/01/2019

Revision History

REV.	Date	Change Notice
00	08/31/2018	Original Specification
01	12/05/2018	Add recommend layout guide and modify ICHG_VIN min. level.
02	01/11/2019	Modify turn-on rising time test condition.
03	10/01/2019	Add LD8526P specification.

Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice.

Customers should verify the datasheets are current and complete before placing order.