

600V N-Channel MOSFET

General Features

- **Advanced Planar Process**
- $R_{DS(ON),typ.}$ =120 m Ω @ V_{GS} =10V
- Low Gate Charge Minimize Switching Loss
- Rugged Poly silicon Gate Structure

Applications


- BLDC Motor Driver
- Electric Welder
- High Efficiency SMPS


Ordering Information

Part Number	Package	Brand
PTW36N60	TO-3P	ĭ

Lead Free Package and Finish

BV _{DSS}	R _{DS(ON),typ.}	I _D
600V	120mΩ	36A





Package Not to Scale

Absolute Maximum Ratings

T_C=25 °C unless otherwise specified

Symbol	Parameter	PTW36N60	Unit
V _{DSS}	Drain-to-Source Voltage	600	V
V_{GSS}	Gate-to-Source Voltage	±30	V
	Continuous Drain Current	36	
I _D	Continuous Drain Current @ Tc=100℃	23	Α
I _{DM}	Pulsed Drain Current at V _{GS} =10V ^[2,4]	80	
E _{AS}	Single Pulse Avalanche Energy	5000	mJ
dv/dt	Peak Diode Recovery dv/dt ^[3]	5.0	V/ns
P _D	Power Dissipation	650	W
T _L T _{PAK}	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260	$^{\circ}$
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	PTW36N60	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	0.19	20.44
R _{θJA}	Thermal Resistance, Junction-to-Ambient	50	°C/ W



Electrical Characteristics

OFF Characteristics T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	600			٧	V _{GS} =0V, I _D =250uA
I _{DSS} Drain-to-Source Leakage Current	Durin to On and had an O made			1	•	V _{DS} =600V, V _{GS} =0V
			125	uA	V_{DS} =480V, V_{GS} =0V, T_J =125 $^{\circ}$ C	
I _{GSS} Gat	Gate-to-Source Leakage Current			+100	nA	V _{GS} =+30V, V _{DS} =0V
				-100	ПА	V _{GS} =-30V, V _{DS} =0V

ON Characteristics

T_J =25 ℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance		120	180	mΩ	V _{GS} =10V, I _D =18A
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	2.0		4.0	٧	V_{DS} = V_{GS} , I_D =250uA
g FS	Forward Transconductance		39		S	VDS =15V, ID=18A

Dynamic Characteristics

Essentially independent of operating temperature

						atting tomporations
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		7400			\/ -0\/
C _{rss}	Reverse Transfer Capacitance		40		pF	V_{GS} =0V, V_{DS} =25V, f=1.0MH _Z
C _{oss}	Output Capacitance		650			
Qg	Total Gate Charge		150			
Q _{gs}	Gate-to-Source Charge		40		nC	V_{DD} =300V, I_{D} =36A, V_{GS} =0 to 10V
Q_{gd}	Gate-to-Drain (Miller) Charge		40			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		55			
trise	Rise Time		95			V _{DD} =300V, I _D =36A,
td(OFF)	Turn-Off Delay Time		150		nS	V _{GS} = 10V R _G =10Ω
t fall	Fall Time		65			



Source-Drain Body Diode Characteristics

 T_J =25 $^{\circ}$ C unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current ^[2]			36	۸	Integral PN-diode in
I _{SM}	Pulsed Source Current ^[2]			80	Α	MOSFET
V _{SD}	Diode Forward Voltage			1.5	V	I _S =36A, V _{GS} =0V
trr	Reverse recovery time		500		ns	V _{GS} =0V ,I _F =36A,
Qrr	Reverse recovery charge		4.5		uC	dir/dt=100A/μs

Note:

^[1] T_J =+25°C to +150°C .


^[2] Silicon limited current only.
[3] Package limited current.

^[4] Repetitive rating; pulse width limited by maximum junction temperature. [5] Pulse width≤380µs; duty cycle≤2%.



Typical Characteristics

Figure 1. Maximum Transient Thermal Impedance



_

Figure 2. Max. Power Dissipation vs **Case Temperature** 800 Pd, Power Dissipation, Watts 700 600 500 400 300 200 0 100 25 50 125 150 Tc, Case Temperature, ℃

Figure 3 .Maximum Continuous Drain
Current vs Tc




Figure 4. Output Characteristics





Figure 5. Rdson vs Gate Voltage





Typical Characteristics(Cont.)






Figure 7. Transfer Characteristics




Figure 9. Drain to Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching Capability






Figure 10. Rdson vs Junction Temperature





Typical Characteristics(Cont.)






Figure 12. Threshold Voltage vs




Figure 14. Capacitance vs Vds




Figure 15 . Typical Gate Charge





Figure 16. Body Diode Transfer Characteristics





Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.