

### **500V N-Channel MOSFET**

### Lead Free Package and Finish

BV <sub>DSS</sub>	R <sub>DS(ON),typ.</sub>	I <sub>D</sub>
500V	0.24Ω	20A

### **General Features**


- Proprietary New Planar Technology
- $R_{DS(ON),typ.}$ =0.24  $\Omega@V_{GS}$ =10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

# **Applications**

- Adaptor Charger
- SMPS Power Supply
- LCD Panel Power

### **Ordering Information**

Part Number	Package	Brand
PTP20N50A	TO-220	Z
PTA20N50A	TO-220F	Z



Package Not to Scale

# **Absolute Maximum Ratings**

 $T_C$ =25  $^{\circ}$ C unless otherwise specified

Symbol	Parameter	PTP20N50A	PTA20N50A	Unit
V <sub>DSS</sub>	Drain-to-Source Voltage <sup>[1]</sup>	50	00	V
$V_{GSS}$	Gate-to-Source Voltage	±	30	V
I <sub>D</sub>	Continuous Drain Current	2	0	
I <sub>D @ Tc =100</sub> ℃	Continuous Drain Current @ Tc=100℃	Figu	ire 3	Α
I <sub>DM</sub>	Pulsed Drain Current at V <sub>GS</sub> =10V <sup>[2]</sup>	Figure 6		
E <sub>AS</sub>	Single Pulse Avalanche Energy	1500		mJ
dv/dt	Peak Diode Recovery dv/dt <sup>[3]</sup>	5.0		V/ns
В	Power Dissipation	175	60	W
P <sub>D</sub>	Derating Factor above 25℃	1.40	0.48	W/℃
T <sub>L</sub> T <sub>PAK</sub>	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260		$^{\circ}\!$
T <sub>J</sub> & T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to	150	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

### **Thermal Characteristics**

Symbol	Parameter	PTP20N50A	PTA20N50A	Unit
$R_{ exttt{ heta}JC}$	Thermal Resistance, Junction-to-Case	0.71	2.08	20.11
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient	62	100	°CM



### **Electrical Characteristics**

**OFF Characteristics** T<sub>J</sub> =25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	500			V	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA
	1		V <sub>DS</sub> =500V, V <sub>GS</sub> =0V			
I <sub>DSS</sub>	Drain-to-Source Leakage Current			100	uA -	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V, T <sub>J</sub> =125℃
ı	Cato to Source Leakage Current			+100	nΛ	V <sub>GS</sub> =+30V, V <sub>DS</sub> =0V
I <sub>GSS</sub>	Gate-to-Source Leakage Current			-100	nA	V <sub>GS</sub> =-30V, V <sub>DS</sub> =0V

**ON Characteristics** 

T<sub>J</sub> =25 ℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance <sup>[4]</sup>		0.24	0.3	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =10A
V <sub>GS(TH)</sub>	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}=V_{GS}$ , $I_{D}=250uA$
gfs	Forward Transconductance <sup>[4]</sup>		18		S	VDS=15V,ID=10A

**Dynamic Characteristics** 

Essentially independent of operating temperature

Jilanino Gilanaotoriotico			indiany in	aoponaoi	ating temperature	
Symbol	Parameter	Min.	Тур.	Max.	Unit	<b>Test Conditions</b>
C <sub>iss</sub>	Input Capacitance		2670		pF	$V_{GS}$ =0V, $V_{DS}$ =25V, f=1.0MH <sub>Z</sub>
C <sub>rss</sub>	Reverse Transfer Capacitance		35			
C <sub>oss</sub>	Output Capacitance		260			
$Q_g$	Total Gate Charge		65			
Q <sub>gs</sub>	Gate-to-Source Charge		14		nC	$V_{DD}$ =250V, $I_{D}$ =20A, $V_{GS}$ =0 to 10V
$Q_{gd}$	Gate-to-Drain (Miller) Charge		24		1	

**Resistive Switching Characteristics** 

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		35			
trise	Rise Time		75			$V_{DD}$ =250V, $I_{D}$ =20A,
td(OFF)	Turn-Off Delay Time		165		ns	$V_{GS}$ = 10V R <sub>G</sub> =25 Ω
<b>t</b> fall	Fall Time		85			



#### **Source-Drain Body Diode Characteristics** $T_J$ =25 $^{\circ}$ C unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I <sub>SD</sub>	Continuous Source Current <sup>[4]</sup>			20	۸	Integral PN-diode in
I <sub>SM</sub>	Pulsed Source Current <sup>[4]</sup>			80	Α	MOSFET
V <sub>SD</sub>	Diode Forward Voltage			1.5	V	I <sub>S</sub> =20A, V <sub>GS</sub> =0V
trr	Reverse recovery time		320		ns	V <sub>GS</sub> =0V ,I <sub>F</sub> =20A,
Qrr	Reverse recovery charge		3.0		uC	dir/dt=100A/μs

#### Note:


<sup>[1]</sup> T<sub>J</sub>=+25℃ to +150℃

<sup>[2]</sup> Repetitive rating; pulse width limited by maximum junction temperature. [3] ISD= 20A di/dt < 100 A/µs, VDD < BVDSS, TJ=+150 °C.

<sup>[4]</sup> Pulse width≤380µs; duty cycle≤2%.



## **Typical Characteristics**



 $t_{\rm p}$ , Rectangular Pulse Duration (s)

Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics




Figure 3. Maximum Continuous Drain Current vs Case Temperature





Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current





### **Typical Characteristics(Cont.)**

Figure 6. Maximum Peak Current Capability




Figure 7. Typical Transfer Characteristics




Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current




Figure 8. Unclamped Inductive Switching Capability





Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature





# **Typical Characteristics**(Cont.)

Figure 11. Typical Breakdown Voltage vs Junction Temperature





Figure 13. Maximum Forward Bias Safe Operating Area



V<sub>DS</sub>, Drain-to-Source Voltage (V)

Figure 15. Typical Gate Charge vs Gate-to-Source Voltage




Figure 12. Typical Threshold Voltage vs Junction Temperature






Figure 14. Typical Capacitance vs

Drain-to-Source Voltage



V<sub>DS</sub>, Drain Voltage (V)

Figure 16. Typical Body Diode Transfer Characteristics





# **Test Circuits and Waveforms**




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



# Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



### **Disclaimers:**

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

### Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

### As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.