

#### **400V N-ch Planar MOSFET**

# **General Features**

- **RoHS Compliant**
- $R_{DS(ON),typ.}$ =0.78  $\Omega@V_{GS}$ =10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

## **Applications**


- Adaptor
- Charger
- SMPS Standby Power

## **Ordering Information**

Part Number	Package	Brand
PSP06N40	TO-220	Z
PSA06N40	TO-220F	ĭ

### (P6) Lead Free Package and Finish

BV <sub>DSS</sub>	R <sub>DS(ON),Typ.</sub>	I <sub>D</sub>
400V	0.78Ω	6.0A



#### 

## **Absolute Maximum Ratings**

Symbol	Parameter	PSA06N40 PSP06N40		Unit	
$V_{DSS}$	Drain-to-Source Voltage	400		V	
$V_{GSS}$	Gate-to-Source Voltage	±;	30	V	
I <sub>D</sub>	Continuous Drain Current	6	.0	^	
I <sub>DM</sub>	Pulsed Drain Current at V <sub>GS</sub> =10V	24		Α	
E <sub>AS</sub>	Single Pulse Avalanche Energy	200		mJ	
D	Power Dissipation	25	75	W	
P <sub>D</sub> Derating Factor above 25℃		0.2	0.60	W/℃	
T <sub>L</sub> T <sub>PAK</sub>	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds  300 260		${\mathbb C}$		
T <sub>J</sub> & T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to 150			

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

#### **Thermal Characteristics**

Symbol	Parameter	PSA06N40	PSP06N40	Unit
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case	5.0	1.67	
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient	100	62	°C/ <b>W</b>



## **Electrical Characteristics**

#### **OFF Characteristics**

T<sub>J</sub> =25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	400			V	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA
	Drain to Course Leglege Current			1		V <sub>DS</sub> =400V, V <sub>GS</sub> =0V
I <sub>DSS</sub>	Drain-to-Source Leakage Current			100	uA -	$V_{DS}$ =320V, $V_{GS}$ =0V, $T_J$ =125°C
ı	Cata ta Sauraa Laakaga Current			+0.1		V <sub>GS</sub> =+30V, V <sub>DS</sub> =0V
I <sub>GSS</sub>	Gate-to-Source Leakage Current			-0.1	uA	V <sub>GS</sub> =-30V, V <sub>DS</sub> =0V

#### **ON Characteristics**

T<sub>J</sub> =25℃ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance		0.78	1.0	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =3.0A
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	2.0		4.0	<b>V</b>	$V_{DS}=V_{GS}$ , $I_{D}=250uA$
gfs	Forward Transconductance		5.0		S	VDS=15V,ID=3.0A

#### **Dynamic Characteristics**

Essentially independent of operating temperature

	Parameter	Min.		Max.	Unit	Test Conditions
Symbol	Parameter	IVIIII.	Тур.	wax.	Ullit	rest Conditions
C <sub>iss</sub>	Input Capacitance		500			V <sub>GS</sub> =0V,
$C_{rss}$	Reverse Transfer Capacitance		8.0		pF	$V_{GS}=0V$ , $V_{DS}=25V$ , $f=1.0MH_Z$
C <sub>oss</sub>	Output Capacitance		65			
$Q_g$	Total Gate Charge		14.5			
Q <sub>gs</sub>	Gate-to-Source Charge		3.0		nC	$V_{DD}$ =200V, $I_{D}$ =6A, $V_{GS}$ =0 to 10V
$Q_{gd}$	Gate-to-Drain (Miller) Charge		6.5			

## Resistive Switching Characteristics Essential

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		8			
trise	Rise Time		10			V <sub>DD</sub> =200V, I <sub>D</sub> =6A,
td(OFF)	Turn-Off Delay Time		25		ns	V <sub>GS</sub> =10V Rg=9.1 Ω
tfall	Fall Time		15			3



## Source-Drain Body Diode Characteristics T<sub>J</sub>=25 ℃ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I <sub>SD</sub>	Continuous Source Current <sup>[2]</sup>			6.0	۸	Integral pn-diode
I <sub>SM</sub>	Pulsed Source Current <sup>[2]</sup>			24	Α	in MOSFET
V <sub>SD</sub>	Diode Forward Voltage			1.5	V	I <sub>S</sub> =6A, V <sub>GS</sub> =0V
trr	Reverse Recovery Time		300		ns	V <sub>G</sub> S=0V
Qrr	Reverse Recovery Charge		850		nC	I==6A, di/dt=100A/µs

#### Note:

<sup>[1]</sup> T<sub>J</sub>=+25 $^{\circ}$ C to +150 $^{\circ}$ C

<sup>[2]</sup> Pulse width≤380µs; duty cycle≤2%.



## **Typical Characteristics**

Figure 1. Maximun Forward Bias Safe Operating Area




Figure 3. Maximum Continuous Drain Current vs Case Temperature




Figure 2. Maximun Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics





Figure 5. Maximum Effective Thermal Impendance, Junction to Case





## **Typical Characteristics**(Cont.)

100 TEMPERATURES LIMIT TRANSCONDUCTANCE MAY ABOVE 25°C DERATE PEAK THIS REGION IN Idm, Peak Current, Amps CURRENT AS FOLLOWS:  $150 - T_{c}$ 1.00E-05 1.00E-04 1.00E-03 1.00E-02 1.00E-01 1.00E+00 1.00E+01 t, Pulse Width, Seconds

MaximunPeak Current Capability

Figure 7. Typical Transfer Characteristics




Figure 9. Typical Drain to Source ON Resistance vs Drain Current






Figure .8 Typical Drain to Source ON Resistance vs Gate Voltage and Drain Current



Typical Drian to Source on Resistance vs Junction Temperature





# **Typical Characteristics**(Cont.)

Figure 11. Typical Theshold Voltage vs Junction Temperature




Figure 13. Typical Capacitance vs Drain to Source Voltage




Figure 15. Typical Body Diode Transfer Characteristics




Figure 1.2 Typical Breakdown Voltage vs Junction Temperature




Figure 14. Typical Gate Charge vs Gate to Source Voltage





Figure 16. Unclamped Inductive Switching Capability



1.00E-06 1.00E-05 1.00E-04 1.00E-03 1.00E-02 1.00E-01 1.00E+00 tay,Time in Avalanche,Seconds



## **Test Circuits and Waveforms**




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



# Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



#### **Disclaimers:**

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

#### Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

#### As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.