PTP18N20A

200V N-Channel MOSFET

General Features

- \triangleright Proprietary New Planar Technology
- \triangleright
- $R_{DS(ON),typ}=120m\Omega@V_{GS}=10V$ Low Gate Charge Minimize Switching Loss \triangleright
- Fast Recovery Body Diode \triangleright

Applications

- CRT, TV/Monitor
- **Other Applications** \triangleright


Ordering Information

Part Number	Package	Brand
PTP18N20A	TO-220	ï

Absolute Maximum Ratings

(Pb)	Lead	Free	Package	and	Finish
V-V	Leau	1166	Гаскаус	anu	1 11 1311

BV _{DSS}	R _{DS(ON),typ} .	I _D
200V	120mΩ	18A





 $T_C=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	PTP18N20A	Unit
V _{DSS}	Drain-to-Source Voltage	200	V
V _{GSS}	Gate-to-Source Voltage	±20	V
I _D	Continuous Drain Current	18	٨
I _{DM}	Pulsed Drain Current at V _{GS} =10V	72	A
E _{AS}	Single Pulse Avalanche Energy	1000	mJ
P _D	Power Dissipation	156	W
ГD	Derating Factor above 25°C	1.25	W/℃
TL	Soldering Temperature Distance of 1.6mm from case for 10 seconds	300	°C
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150	C

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	PTP18N20A	Unit
R _{θJC}	Thermal Resistance, Junction-to-Case	0.8	
R _{θJA}	Thermal Resistance, Junction-to-Ambient	62	°C/W

©2016 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

Electrical Characteristics

OFF Characteristics $T_J = 25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	200			V	V_{GS} =0V, I _D =250uA
	Durain to Courses Lookana Current			1		V _{DS} =200V, V _{GS} =0V
I _{DSS}	B Drain-to-Source Leakage Current			100	uA	V _{DS} =160V, V _{GS} =0V, T _J =125℃
	Cata ta Sauraa Laakaga Currant			+100	n 4	V_{GS} =+20V, V_{DS} =0V
I _{GSS}	Gate-to-Source Leakage Current			-100	nA	V _{GS} =-20V, V _{DS} =0V

ON Characteristics

N Characteristics				T _J =25℃ unless otherwise specified		
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance		0.12	0.18	Ω	V _{GS} =10V, I _D =10A
$V_{GS(TH)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}=V_{GS}, I_{D}=250uA$
gfs	Forward Transconductance		18		S	VDS=15V,ID=18A

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		1256			<u> </u>
C _{rss}	Reverse Transfer Capacitance		76		pF	V _{GS} =0V, V _{DS} =25V,
C _{oss}	Output Capacitance		158			f=1.0MHz
Qg	Total Gate Charge		34			
Q _{gs}	Gate-to-Source Charge		5		nC	V _{DD} =100V, I _D =18A, V _{GS} =0 to 10V
Q _{gd}	Gate-to-Drain (Miller) Charge		12			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		11			
trise	Rise Time		33		~ 6	V _{DD} =100V, I _D =18A,
td(OFF)	Turn-Off Delay Time		25		nS	V _{GS} = 10V Rg=2.4Ω
tfall	Fall Time		7			

Source-Drain Body Diode Characteristics

 $T_J=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions	
I _{SD}	Continuous Source Current ^[2]			18	^	Integral PN-diode in	
I _{SM}	Pulsed Source Current ^[2]			72	A	MOSFET	
V_{SD}	Diode Forward Voltage			1.5	V	I _S =18A, V _{GS} =0V	
trr	Reverse recovery time		280		ns	IF=18,	
Qrr	Reverse recovery charge		700		nC	di⊧/dt=100A/µs	

Note:

- [1] T_J=+25℃ to +150℃
- [2] Pulse width≤380µs; duty cycle≤2%.



Typical Characteristics




Figure 2. Maximum Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics

10

V_{DS}, Drain-to-Source Voltage (V)

PULSE DURATION = 250 µS

DUTY FACTOR = 0.5% MAX

5

T_C = 25 °C

60

50

40

30

20

10

0

0

I_D, Drain Current (A)

Figure3. Maximum Continuous Drain Current vs Case Temperature





Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current



©2016 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

15

Vgs

Page 4 / 9 Rev A 2016






Figure 6. Maximum Peak Current Capability





V_{GS}, Gate-to-Source Voltage (V)

Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current

R_{DS(ON)}, Drain-to-Source

Figure8. Unclamped Inductive Switching Capability





Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




©2016 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.


Page 5 / 9 Rev A 2016




PTP18N20A


Typical Characteristics(Cont.)














Figure 14. Capacitance vs Vds





Figure 16. Typical Body Diode Transfer Characteristics



©2016 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms

2

PTP18N20A




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.2 Unclamped Inductive Switching Waveforms

©2016 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.