

# **PTP04N04A**

S

 $I_{D}$ 

## **40V N-Channel Planar MOSFET**

#### **General Features**

- Proprietary New Planar Technology  $\triangleright$
- $R_{DS(ON),typ}$ =4.0m  $\Omega$ @V<sub>GS</sub>=10V
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode


## **Applications**

- DC-DC Converters
- **DC-AC Inverters**
- Power Supply

#### **Ordering Information**

Part Number	Package	Brand
PTP04N04A	TO-220	ž

## **Absolute Maximum Ratings**



▶ Lead Free Package and Finish

R<sub>DS(ON),typ.</sub>



Package No to Scale

**BV**<sub>DSS</sub>

40V

 $T_C=25^{\circ}C$  unless otherwise specified

Symbol	Parameter	PTP04N04A	Unit	
V <sub>DSS</sub>	Drain-to-Source Voltage <sup>[1]</sup>	40	V	
V <sub>GSS</sub>	Gate-to-Source Voltage	±20	v	
	Continuous Drain Current <sup>[2]</sup>	206		
I <sub>D</sub>	Continuous Drain Current <sup>[3]</sup>	80	А	
I <sub>DM</sub>	Pulsed Drain Current at V <sub>GS</sub> =10V <sup>[2,4]</sup>	480		
E <sub>AS</sub>	Single Pulse Avalanche Energy	1200	mJ	
dv/dt	Peak Diode Recovery dv/dt <sup>[3]</sup>	5.0	V/ns	
D	Power Dissipation	333	W	
P <sub>D</sub>	Derating Factor above 25℃	2	W/°C	
T <sub>L</sub> T <sub>PAK</sub>	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260	°C	
T <sub>J</sub> & T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to 175		

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

#### **Thermal Characteristics**

Symbol	Parameter	PTP04N04A	Unit
$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction-to-Case	0.45	10.111
R <sub>0JA</sub>	Thermal Resistance, Junction-to-Ambient	62	°C <i>I</i> W

©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

# **Electrical Characteristics**

#### OFF Characteristics T<sub>J</sub> =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	40			V	$V_{GS}$ =0V, I <sub>D</sub> =250uA
	Drein to Course Lookage Current		$V_{DS}$ =40V, $V_{GS}$ =0V			
I <sub>DSS</sub>	Drain-to-Source Leakage Current	-	-	100	uA	V <sub>DS</sub> =32V, V <sub>GS</sub> =0V, TJ =125℃
I <sub>GSS</sub> Ga	Cate to Source Lookage Current			V <sub>GS</sub> =+20V, V <sub>DS</sub> =0V		
	Gate-to-Source Leakage Current			-100	nA	V <sub>GS</sub> =-20V, V <sub>DS</sub> =0V

#### **ON** Characteristics

ON Characteristics					$T_J$ =25 $^\circ C$ unless otherwise specified		
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance <sup>[4]</sup>		4.0	4.5	mΩ	$V_{GS}$ =10V, I <sub>D</sub> =80A <sup>[5]</sup>	
V <sub>GS(TH)</sub>	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}$ = $V_{GS}$ , $I_D$ =250uA	

#### **Dynamic Characteristics**

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	<b>Test Conditions</b>
C <sub>iss</sub>	Input Capacitance		3840		pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1.0MH <sub>Z</sub>
C <sub>rss</sub>	Reverse Transfer Capacitance		450			
C <sub>oss</sub>	Output Capacitance		1700			
R <sub>g</sub>	Gate Series Resistance		1.1		Ω	f=1.0MH <sub>z</sub>
Qg	Total Gate Charge		96			
Q <sub>gs</sub>	Gate-to-Source Charge		18		nC	$V_{DD}$ =20V, I <sub>D</sub> =80A, $V_{GS}$ =0 to 10V
Q <sub>gd</sub>	Gate-to-Drain (Miller) Charge		38			

### **Resistive Switching Characteristics**

Essentially independent of operating temperature

	g	r	1		,	sondont of operating temperature
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		32			
trise	Rise Time		90		- nS	V <sub>DD</sub> =20V, I <sub>D</sub> =50A, V <sub>GS</sub> = 10V RG=10 Ω
td(OFF)	Turn-Off Delay Time		101			
tfall	Fall Time		70			



## **Source-Drain Body Diode Characteristics**

 $T_J=25^{\circ}C$  unless otherwise specified


Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I <sub>SD</sub>	Continuous Source Current <sup>[4]</sup>			206	A	Integral PN-diode in MOSFET
I <sub>SM</sub>	Pulsed Source Current <sup>[4]</sup>			480		
$V_{SD}$	Diode Forward Voltage			1.2	V	I <sub>S</sub> =80A, V <sub>GS</sub> =0V
trr	Reverse recovery time		77		ns	V <sub>GS</sub> =0V ,I <sub>F</sub> =80A,
Qrr	Reverse recovery charge		35.2		nC	di⊧/dt=100A/µs

Note:

[1] T<sub>J</sub>=+25℃ to +175℃.

- [2] Silicon limited current only.[3] Package limited current.
- [4] Repetitive rating; pulse width limited by maximum junction temperature.
  [5] Pulse width≤380µs; duty cycle≤2%.

## **Typical Characteristics**



Rectangular Pulse Duration, Seconds

Figure 2 . Max. Power Dissipation vs Case Temperature




Figure 4. Typical Output Characteristics

Figure 3 .Maximum Continuous Drain Current vs Tc





Figure 5. Typical Drain-to-Source ON Resistanc vs Gate Voltage and Drain Current



©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

# **Typical Characteristics**

3.0


0

50

100

I<sub>D</sub>, Drain Current (A)

150



0.5

-75 -50 -25

25 50

T<sub>J</sub>, Junction Temperature (°C)

0

#### **Figure 6. Peak Current Capability**

©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.


200

250


75 100 125 150 175




# **Typical Characteristics**
















Figure 14. Typical Capacitance vs. Drain-to-Source Voltage



©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

## **Test Circuits and Waveforms**



# 2

# **PTP04N04A**

# Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 4.1 Unclamped Inductive Switching Test Circuit






Fig. 3.2 Gate Charge Waveform





©2017 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.



## **Disclaimers:**

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

#### Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

#### As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.