


# EiceDRIVER™ 1EDN7550 and 1EDN8550

Single-channel EiceDRIVER™ gate-drive IC with true differential inputs

## Features

- Very large common-mode input voltage range (CMR) up to  $\pm 150$  V ([Table 1](#))
- Supply voltage ( $V_{DD}$ ) up to 20 V
- 2 UVLO options: 4 V and 8 V
- Separate low impedance source and sink outputs
  - 4 A / 0.85  $\Omega$  source
  - 8 A / 0.35  $\Omega$  sink
- 45 ns propagation delay with -7 / +10 ns accuracy
- SOT23 or TSNP 6-pin package
- Fully qualified for industrial applications according to JEDEC



## Description


EiceDRIVER™ 1EDNx550 is a new family of single-channel non-isolated gate-driver ICs. Due to the unique fully differential input circuitry with excellent common-mode rejection, the logic driver state is exclusively controlled by the voltage difference between the two inputs, completely independent of the driver's reference (ground) potential. This eliminates the risk for false triggering and thus is a significant benefit in all applications exhibiting voltage differences between driver and controller ground, a problem typical for systems with

- 4-pin packages (Kelvin Source connection)
- high parasitic PCB inductances (long distances, single-layer PCB)
- bipolar gate drive

In addition, within the common-mode voltage range CMR for PWM signal at 3.3 V as in ([Table 1](#)), 1EDNx550 allows to address even high-side and half-bridge applications. For PWM signals other than 3.3 V please see the Application note [Applications of 1EDNx550 single-channel lowside EiceDRIVER™ with truly differential inputs](#).

**Table 1** Product portfolio

Part number	CMR static	CMR dynamic	UVLO	Package
1EDN7550B	+ 72 V / - 84 V	$\pm 150$ V	4 V	PG-SOT23-6
1EDN8550B	+ 72 V / - 84 V	$\pm 150$ V	8 V	PG-SOT23-6
1EDN7550U	+ 72 V / - 84 V	$\pm 150$ V	4 V	PG-TSNP-6



**Figure 1** Typical application

---

**Table of contents**


**Table of contents**

	<b>Features</b> .....	1
	<b>Description</b> .....	1
	<b>Table of contents</b> .....	2
<b>1</b>	<b>Pin configuration and description</b> .....	3
<b>2</b>	<b>Block diagram</b> .....	4
<b>3</b>	<b>Functional description</b> .....	5
3.1	Differential input .....	5
3.1.1	Common mode input range .....	6
3.2	Driver outputs .....	6
3.3	Supply voltage and Undervoltage Lockout (UVLO) .....	6
<b>4</b>	<b>Electrical characteristics and parameters</b> .....	7
4.1	Absolute maximum ratings .....	7
4.2	Thermal characteristics .....	8
4.3	Operating range .....	9
4.4	Electrical characteristics .....	9
4.5	Timing diagram .....	11
<b>5</b>	<b>Typical characteristics</b> .....	12
<b>6</b>	<b>Typical applications</b> .....	14
6.1	Switches with Kelvin source connection (4-pin packages) .....	14
6.2	Applications with significant parasitic PCB-inductances .....	14
6.3	Switches with bipolar gate drive .....	15
6.4	High-side switches .....	16
<b>7</b>	<b>Layout guidelines</b> .....	17
<b>8</b>	<b>Package information</b> .....	19
8.1	PG-SOT23-6 package .....	19
8.2	PG-TSNP-6 package .....	22
<b>9</b>	<b>Device numbers and markings</b> .....	25
	<b>Revision history</b> .....	26
	<b>Disclaimer</b> .....	27

**Pin configuration and description**

**1 Pin configuration and description**

The pin configuration for both SOT23 and TSNP package is illustrated in [Figure 2](#); a description is given in [Table 2](#). For functional details, please read [Chapter 3](#).



**Figure 2 Pin configuration SOT23 and TSNP 6-pin packages (top view)**


**Table 2 Pin description**

Pin number	Pin name	Description
1	IN-	<b>Negative input</b> connected to controller ground via resistor (typically 33 kΩ)
2	GND	<b>Ground</b> negative gate drive voltage ("off" state)
3	IN+	<b>Positive input</b> connected to PWM output of controller via resistor (typically 33 kΩ)
4	VDD	<b>Positive supply voltage</b> positive gate drive voltage ("on" state)
5	OUT_SRC	<b>Driver output source</b> low-impedance switch to VDD (4 A / 0.85 Ω)
6	OUT_SNK	<b>Driver output sink</b> low-impedance switch to GND (8 A / 0.35 Ω)

**Block diagram**

## 2 Block diagram

A simplified functional block diagram of 1EDNx550 is given in [Figure 3](#).



**Figure 3** Block diagram


**Functional description**

**3 Functional description**

Although EiceDRIVER™ 1EDNx550 is a family of non-isolated gate drivers, it extends the range of possible applications into fields usually reserved for isolated drivers, thereby generating significant system cost benefits. The key to make this possible is moving from the standard ground related to a true differential input with very high common-mode rejection. The required symmetry of the input circuitry is achieved by on-chip trimming; it finally allows to deal with peak common-mode voltages of up to ± 150 V between driver reference (GND) and system ground (SGND). 1EDNx550 is not only ideally suited for any application with unwanted shifts between driver and system ground, but may also be utilized as a high-side driver within the allowed common-mode range. Besides, switches requiring a bipolar driving voltage can be operated very easily as well.

**3.1 Differential input**

Figure 4 depicts the signal path from the controller’s PWM output to the logic gate driver signal as implemented on 1EDNx550.



**Figure 4 1EDNx550 input signal path**

The controller output signal, switching between controller supply VS and zero, is applied at the one leg of a differential voltage divider, while the other is connected to the controller ground SGND. The divider ratio has to be adapted to VS to allow a fixed Schmitt-Trigger threshold voltage. For VS = 3.3 V, Rin1 and Rin2 are chosen to be 33 kΩ, resulting in a static divider ratio of k = 12 at the driver inputs and 36 at the internal voltage amplifier. With VS other than 3.3 V, Rin has to fulfil the relation:

$$R_{in1} = R_{in2} = 10.9 VS - 3 [k\Omega]$$

Amplified by a factor of 4.5, the signal is filtered by a 2<sup>nd</sup> order low-pass filter. Taking into account the RC filter in front of the amplifier, the overall input path exhibits the frequency behavior of a 3<sup>rd</sup> order low-pass filter with a corner frequency around 12 MHz. The suppression of high frequencies is important for two reasons. Firstly, common-mode ringing, being in the 100 MHz and above range for fast-switching power systems, can effectively be damped. In addition, the high-frequency symmetry of the voltage divider is influenced by parasitic capacitances, particularly Cp1 and Cp2, the parallel capacitances of Rin1 and Rin2. They are typically in the 50 to 100 fF range, rather independent of resistor size. Without filtering, any asymmetry would translate high-frequency common-mode into differential signals.

The filtered signal is then applied to a differential Schmitt-Trigger with accurate trimmed threshold levels and converted to the logic switch control signal. The subsequent pulse extender function guarantees that no pulses shorter than 25 ns are transmitted to the output, thereby further improving noise immunity.

Due to the filtering requirements the input-to-output propagation delay is slightly increased to around 45 ns. By means of on-chip trimming, however, the usually more relevant propagation delay variation can still be kept low at +10 / -7 ns.

**Functional description**

**3.1.1 Common mode input range**

There are two effects limiting the common-mode input range, i.e. the maximum allowed voltage difference between controller outputs PWM/SGND and driver reference GND: the circuit and technology-related input voltage restrictions and the finite common-mode rejection in the input signal path due to asymmetries.

The static voltage range at the input pins is limited to + 6 / - 7 V to guarantee accurate linear operation of the input circuitry. Taking into account the proposed DC voltage divider ratio, this translates to a static common-mode (CMR) range of + 72 / - 84 V. CMR is increased even further for high-frequency common-mode voltages ("ringing"). Then the maximum input voltage ratings ( ± 10 V) together with the frequency-dependence of the voltage-divider ratio result in an extended dynamic CMR as high as ± 150 V.

The second limitation results from the fact that any imbalance in the signal path converts a common-mode to a differential signal. To utilize the full CMR as calculated above, the high accuracy of the trimmed on-chip network must not be affected by the external voltage divider resistors. This condition is easily fulfilled when choosing  $R_{in1}$  and  $R_{in2}$  with 0.1% tolerance; resistors with only 1% accuracy, however, would reduce the common-mode range significantly to ± 40 V.

**3.2 Driver outputs**

The rail-to-rail driver output stage realized with complementary MOS transistors is able to provide a typical 4 A sourcing and 8 A sinking current. The low on-resistance coming together with high driving current is particularly beneficial for fast switching of very large MOSFETs. With a  $R_{on}$  of 0.85 Ω for the sourcing pMOS and 0.35 Ω for the sinking nMOS transistor the driver can in most applications be considered to behave like an ideal switch. The p-channel sourcing transistor allows real rail-to-rail behavior without suffering from the source-follower's voltage drop typical for n-channel output stages.

In case of floating inputs or insufficient supply voltage the driver output is actively clamped to the "low" level (GND).

**3.3 Supply voltage and Undervoltage Lockout (UVLO)**

The Undervoltage Lockout function ensures that the output can be switched only, if the supply voltage  $V_{DD}$  exceeds the UVLO threshold voltage. Thus it can be guaranteed that the switch transistor is not operated with a driving voltage too low to achieve a complete and fast transition to the "on" state; this avoids excessive power dissipation (see [Table 3](#)).

**Table 3 Logic table**

$\Delta V_{Rin}$	UVLO	OUT_SRC	OUT_SNK
x	active <sup>1)</sup>	high impedance	L
L <sup>2)</sup>	inactive <sup>3)</sup>	high impedance	L
H <sup>4)</sup>	inactive <sup>3)</sup>	H	high impedance

EiceDRIVER™ 1EDNx550 is available in two different packages; the SOT23 version offers 2 UVLO threshold levels to support switches with a broad range of threshold voltages

- 1EDN7550 with a typical UVLO threshold of 4.2 V (0.3 V hysteresis)
- 1EDN8550 with a typical UVLO threshold of 8 V (1 V hysteresis)

In addition, the high maximum  $V_{DD}$  of 20 V makes the driver family well suited for a broad variety of power switch types.

1  $V_{DD} < UVLO_{off}$   
 2  $\Delta V_{Rin} < \Delta V_{RinL}$   
 3  $V_{DD} > UVLO_{on}$   
 4  $\Delta V_{Rin} > \Delta V_{RinH}$

**Electrical characteristics and parameters**

## 4 Electrical characteristics and parameters

The absolute maximum ratings are listed in [Table 4](#). Stresses beyond these values may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 4.1 Absolute maximum ratings

**Table 4 Absolute Maximum Ratings**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Supply voltage	$V_{DD}$	-0.3	–	22	V	Voltage between VDD to GND
Voltage at pins IN+ and IN-	$V_{IN}$	-10	–	10	V	–
Voltage at pin OUT_SRC	$V_{OUT\_SRC}$	-24	–	0.3	V	OUT = low; referred to VDD pin, DC
		-24	–	2	V	OUT = low; referred to VDD pin < 200 ns
Voltage at pin OUT_SNK	$V_{OUT\_SNK}$	-0.3	–	24	V	OUT = high; referred to GND pin, DC
		-2	–	24	V	OUT = high, referred to GND pin < 200 ns
Peak reverse current at OUT_SRC	$I_{SRC\_rev}$	-5	–	–	A	< 500 ns
Peak reverse current at OUT_SNK	$I_{SRC\_rev}$	–	–	5	A	< 500 ns
Junction temperature	$T_j$	-40	–	150	°C	–
Storage temperature	$T_S$	-55	–	150	°C	–
ESD capability	$V_{ESD\_HBM}$	–	–	2	kV	Human Body Model (HBM) <sup>5</sup>
ESD capability	$V_{ESD\_CDM}$	–	–	1	kV	Charged Device Model (CDM) <sup>6</sup>

<sup>5</sup> According to ANSI/ESDA/JEDEC JS-001 (discharging 100 pF capacitor through 1.5 kΩ resistor)

<sup>6</sup> According to ANSI/ESDA/JEDEC JS-002

**Electrical characteristics and parameters**

**4.2 Thermal characteristics**

**Table 5 Thermal characteristics SOT23 package**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Thermal resistance junction-ambient <sup>7)</sup>	$R_{thJA25}$	–	165.1	–	K/W	–
Thermal resistance junction-case (top) <sup>8)</sup>	$R_{thJC25}$	–	79.9	–	K/W	–
Thermal resistance junction-board <sup>9)</sup>	$R_{thJB25}$	–	65.2	–	K/W	–
Characterization parameter junction-case (top) <sup>10)</sup>	$\psi_{thJC25}$	–	14	–	K/W	–
Characterization parameter junction-board <sup>11)</sup>	$\psi_{thJB25}$	–	51	–	K/W	–

**Table 6 Thermal characteristics TSNP package**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Thermal resistance junction-ambient <sup>7)</sup>	$R_{thJA25}$	–	141	–	K/W	–
Thermal resistance junction-case (top) <sup>8)</sup>	$R_{thJC25}$	–	81	–	K/W	–
Thermal resistance junction-board <sup>9)</sup>	$R_{thJB25}$	–	36	–	K/W	–
Characterization parameter junction-case (top) <sup>10)</sup>	$\psi_{thJC25}$	–	80	–	K/W	–
Characterization parameter junction-board <sup>11)</sup>	$\psi_{thJB25}$	–	36	–	K/W	–

<sup>7)</sup> Obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a

<sup>8)</sup> Obtained by simulating a cold plate test on the package top. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88

<sup>9)</sup> Obtained by simulation in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8

<sup>10)</sup> Estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $R_{th}$ , using a procedure described in JESD51-2a (sections 6 and 7)

<sup>11)</sup> Estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $R_{th}$ , using a procedure described in JESD51-2a (sections 6 and 7)



**Electrical characteristics and parameters**

**4.3 Operating range**

**Table 7 Operating Range**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Supply voltage	$V_{DD}$	4.5	–	20	V	Min defined by UVLO
Voltage at pins IN+ and IN-	$V_{IN}$	-7	–	6	V	–
Junction temperature	$T_j$	-40	–	150	°C	12)

**4.4 Electrical characteristics**

Unless otherwise noted, min./max. values of characteristics are the lower and upper limits, respectively. They are valid within the full operating range. The supply voltage is  $V_{DD} = 12$  V. Typical values are given at  $T_j = 25^\circ\text{C}$ .

**Table 8 Power Supply**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
$V_{DD}$ quiescent current	$I_{VDDh}$	–	1.1	–	mA	OUT = high
$V_{DD}$ quiescent current	$I_{VDDl}$	–	0.9	–	mA	OUT = low

**Table 9 Undervoltage Lockout 1EDN7550x (Logic level MOSFET)**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Undervoltage Lockout (UVLO) turn on threshold	$UVLO_{on}$	3.9	4.2	4.5	V	–
Undervoltage Lockout (UVLO) turn off threshold	$UVLO_{off}$	–	3.9	–	V	–
UVLO threshold hysteresis	$UVLO_{hys}$	0.25	0.3	0.35	V	–

**Table 10 Undervoltage Lockout 1EDN8550B (Standard MOSFET)**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Undervoltage Lockout (UVLO) turn on threshold	$UVLO_{on}$	7.4	8.0	8.6	V	–
Undervoltage Lockout (UVLO) turn off threshold	$UVLO_{off}$	–	7.0	–	V	–
UVLO threshold hysteresis	$UVLO_{hys}$	0.8	1.0	1.2	V	–

<sup>12</sup> Continuous operation above 125°C may reduce life time

**Electrical characteristics and parameters**

**Table 11**      **Inputs IN+, IN-**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Differential input voltage threshold for transition LH (at input resistor)	$\Delta V_{RinH}$	–	1.7	–	V	Independent of $V_{DD}$ $R_{in1}/R_{in2} = 33 \text{ k}\Omega$ <sup>13)</sup>
Differential input voltage threshold for transition HL (at input resistor)	$\Delta V_{RinL}$	–	1.5	–	V	Independent of $V_{DD}$ $R_{in1}/R_{in2} = 33 \text{ k}\Omega$ <sup>13)</sup>
Total input resistance on each leg	$R_{in1}/R_{in2}$	–	36	–	k $\Omega$	$R_{in1}/R_{in2} = 33 \text{ k}\Omega$ <sup>13)</sup>

**Table 12**      **Static Output Characteristics**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
High-level (sourcing) output resistance	$R_{on\_SRC}$	–	0.85	–	$\Omega$	$I_{SRC} = 50 \text{ mA}$
Sourcing output current	$I_{SRC\_pk}$	–	4.0	<sup>14)</sup>	A	–
Low-level (sinking) output resistance	$R_{on\_SNK}$	–	0.35	–	$\Omega$	$I_{SNK} = 50 \text{ mA}$
Sinking output current	$I_{SNK\_pk}$	–	-8.0	<sup>15)</sup>	A	–

**Table 13**      **Dynamic characteristics**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Input-to-output propagation delay turn-on	$t_{PDOn}$	38	45	55	ns	$C_L = 200 \text{ pF}$
Input-to-output propagation delay turn-off	$t_{PDOff}$	38	45	55	ns	$C_L = 200 \text{ pF}$
Rise time	$t_{rise}$	–	6.5	<sup>15</sup> <sup>16)</sup>	ns	$C_L = 1.8 \text{ nF}$
Fall time	$t_{fall}$	–	4.5	<sup>15</sup> <sup>16)</sup>	ns	$C_L = 1.8 \text{ nF}$
Rise time	$t_{rise}$	–	1	<sup>5</sup> <sup>16)</sup>	ns	$C_L = 200 \text{ pF}$
Fall Time	$t_{fall}$	–	1	<sup>5</sup> <sup>16)</sup>	ns	$C_L = 200 \text{ pF}$
Minimum input pulse width that changes output state	$t_{PW}$	–	<sup>25</sup> <sup>16)</sup>	–	ns	$C_L = 1.8 \text{ nF}$

For an illustration of the dynamic characteristics see [Figure 6](#) and [Figure 7](#)  
[Figure 5](#) gives the circuit used for parameter testing


<sup>13</sup> See [Figure 1](#)

<sup>14</sup> Actively limited to approx. 5.2 A<sub>pk</sub>; not subject to production test - verified by design / characterization

<sup>15</sup> Actively limited to approx. -10.4 A<sub>pk</sub>; not subject to production test - verified by design / characterization

<sup>16</sup> Parameter verified by design, not 100% tested in production


**Electrical characteristics and parameters**



**Figure 5** Test circuit


**4.5 Timing diagram**

Figure 6 depicts rise, fall and delay times as given in the Chapter 4.



**Figure 6** Propagation delay, rise and fall time

Figure 7 illustrates the Undervoltage Lockout function.




**Figure 7** UVLO behavior (output state high)


Typical characteristics

## 5 Typical characteristics


**1. Undervoltage Lockout threshold (1EDN7550) vs temperature**




**2. Undervoltage Lockout threshold (1EDN8550) vs temperature**



**3. Differential input voltage threshold vs temperature**




**4. Typical quiescent current vs temperature**




**Typical characteristics**


**5. Typical quiescent current vs supply voltage**




**6. Total operating current consumption with capacitive load vs frequency**



**7. Typical propagation delay vs temperature**



**8. Typical rise and fall time vs temperature**




**Typical applications**

**6 Typical applications**

**6.1 Switches with Kelvin source connection (4-pin packages)**

This is one of the key target applications of 1EDNx550. The 4-pin configuration depicted in **Figure 8** is a very effective measure to improve the switching performance of transistors in packages with high source inductance  $L_S$  as is typical for the widely used TO-packages. Although the Kelvin Source connection SS solves the problem of the largely increased switching losses due to  $L_S$ , it is evident, that the gate driver reference potential is moving by the inductive voltage drop  $v_{LS}$  with respect to the system ground SGND. In fast-switching applications at high current,  $v_{LS}$  can reach 100 V and above. This is why 4-pin systems so far either used isolated drivers or external filters with relatively low corner frequency that add significant signal delay. Now, however, 1EDNx550 provides an optimum solution for this case.

**Figure 8** also indicates that the usually SGND-related  $V_{DD}$  cannot be used directly as the driver supply. But due to the high frequency of  $v_{LS}$  ( $> 100$  MHz), a filter composed of impedance  $Z_{VDD}$  together with the blocking cap  $C_{VDD}$  is well suited to generate a sufficiently stable driver supply.  $Z_{VDD}$  can be either a resistor (e.g. 22  $\Omega$  with a typical  $C_{VDD}$  of 1  $\mu F$ ) or, even better, a proper ferrite bead.




**Figure 8 1EDN driving 4-pin MOSFET**

**6.2 Applications with significant parasitic PCB-inductances**

In fast switching power systems the unavoidable parasitic inductance associated with any electrical connection may cause significant inductive voltage drops, particularly if the PCB-layout cannot be optimized, the most common reasons being limitations in the number of PCB-layers, geometric restrictions or also the lack of specific experience. In such situations the high robustness of 1EDNx550 with respect to “switching noise” (high-frequency voltage between reference potential of driver and controller) is extremely valuable and allows good performance even in systems with formerly critical layout. **Figure 9** indicates a respective example, indicating the most relevant parasitic PCB-inductances.


**Typical applications**



**Figure 9 Application with significant PCB inductance**

**6.3 Switches with bipolar gate drive**

Another application 1EDNx550 is tailored for, is driving power switches that require a negative gate-to-source voltage to safely hold them in the “off” state. Although MOSFETs are usually operated at zero “off” voltage, in certain situations a negative gate drive voltage can be very helpful. Particularly the fast switching “off” of high current when using switches with large common source inductance (e.g. in 3-pin TO-packages) may become critical in terms of losses and stability with a zero “off” level. In such cases a negative gate drive voltage is able to significantly improve switching performance. As depicted in **Figure 10**, this kind of application is completely uncritical and handled easily with 1EDNx550, while standard drivers cannot be applied directly without adaptations.




**Figure 10 Bipolar gate drive for 3-pin MOSFET**

**Typical applications**

**6.4 High-side switches**

Due to the large static input common-mode range, even driving high-side switches is an interesting application field for 1EDNx550. Although not providing galvanic isolation, 1EDNx550 can functionally be used as a high-side driver, as long as the power-loop voltage  $V_P$  does not cause a violation of the allowed common-mode range.

In high-side operation as depicted in **Figure 11**, the driver ground GND switches between zero (“off”) and  $V_P$  (“on” state) with respect to SGND; the resulting common-mode voltage at the driver input pins is 0 and  $-V_P/12$ , respectively. The input voltage restriction to  $-7\text{ V}$  (**Table 7**) thus limits  $V_P$  to 84 V. In many applications the driver supply voltage can be generated by means of the well-known bootstrapping method also indicated in **Figure 11**.



**Figure 11** 1EDNx550 as a high-side driver



**Layout guidelines**


**7 Layout guidelines**

It is well-known that the layout of a fast-switching power system is a critical task with strong influence on the overall performance. This is why there exists a huge number of rules, recommendations, guidelines, tips and tricks that should help to finally end up with a proper system layout.

With 1EDNx550 one of the central layout problems, namely the design of the grounding network, has become much less critical due to the highly reduced sensitivity of the differential concept with respect to ground voltage differences. So layout rules can be restricted to the following rather simple and evident ones:


- place input resistors  $R_{in}$  close to the driver and make layout of input signal path as symmetric and as compact as possible
- use a low-ESR decoupling capacitance for the  $V_{DD}$  supply and place it as close as possible to the driver
- minimize power loop inductance as the most critical limitation of switching speed due to the resulting unavoidable voltage overshoots

A layout recommendation for the input path of the SOT23 package version is given in **Figure 12**.



**Figure 12** Layout recommendation for SOT23 package


As in the case of the TSNP package routing in a single PCB layer is not possible, the layout can be changed according to **Figure 13**. The chosen size of the input resistors (0603) allows to utilize the full dynamic common-mode input range of  $\pm 150$  V.



**Figure 13** Layout recommendation for TSNP package with SMD resistor 0603

### Layout guidelines

For applications that do not require the maximum CMR an even more compact layout utilizing resistors of size 0402 is shown in [Figure 14](#).



**Figure 14**      **Layout recommendation for TSNP package with SMD resistor 0402**

For further layout recommendations for TSNP, see [Recommendations for Printed Circuit Board Assembly of Infineon TSLP/TSSLP/TSNP Packages](#).

Package information

8 Package information

8.1 PG-SOT23-6 package






Figure 15 SOT23 outline

**Package information**




**Figure 16 SOT23 footprint**



**Figure 17 SOT23 packaging**

**Package information**



**Figure 18** Package marking (SOT23)

Note: Date code digits Y and W in Table [Table 14](#) and [Table 15](#)

**Table 14** Year date code marking - digit "Y"


Year	Y	Year	Y	Year	Y
2000	0	2010	0	2020	0
2001	1	2011	1	2021	1
2002	2	2012	2	2022	2
2003	3	2013	3	2023	3
2004	4	2014	4	2024	4
2005	5	2015	5	2025	5
2006	6	2016	6	2026	6
2007	7	2017	7	2027	7
2008	8	2018	8	2028	8
2009	9	2019	9	2029	9

**Table 15** Week date code marking - digit "W"

Week	W	Week	W	Week	W	Week	W	Week	W
1	A	12	N	23	4	34	h	45	v
2	B	13	P	24	5	35	j	46	x
3	C	14	Q	25	6	36	k	47	y
4	D	15	R	26	7	37	l	48	z
5	E	16	S	27	a	38	n	49	8
6	F	17	T	28	b	39	p	50	9
7	G	18	U	29	c	40	q	51	2
8	H	19	V	30	d	41	r	52	3
9	J	20	W	31	e	42	s	-	-
10	K	21	Y	32	f	43	t	-	-
11	L	22	Z	33	g	44	u	-	-


**Package information**

**8.2 PG-TSNP-6 package**




**Figure 19 TSNP-6 outline**

**Package information**




**Figure 20 TSNP-6 footprint**



**Figure 21 TSNP-6 packaging**

**Package information**



**Figure 22** Package marking (TSNP-6)

Note: Date code digits Y and W in Table and [Table 14](#) and [Table 15](#)

Further information on packages: [www.infineon.com/packages](http://www.infineon.com/packages)



---

Device numbers and markings

## 9 Device numbers and markings

**Table 16** Device numbers and markings

<b>Part number</b>	<b>Orderable part number (OPN)</b>	<b>Device marking</b>
1EDN7550B	1EDN7550BXTSA1	70
1EDN8550B	1EDN8550BXTSA1	80
1EDN7550U	1EDN7550UXTSA1	70

Revision history

**Revision history**

Document version	Date of release	Description of changes
Rev.2.2	2019-12-09	<ul style="list-style-type: none"> <li>Added new product 1EDN7550U with package TSNP-6</li> <li>On front cover "<b>Description</b>", added reference to application note (<b>Applications of 1EDNx550 single-channel lowside EiceDRIVER™ with truly differential inputs.</b>) for input PWM signal voltage levels other than 3.3 V</li> <li>Added <b>Table 3</b>, Logic table</li> <li>Corrected footnote in <b>Table 4</b> <math>V_{ESD\_HDM}</math></li> <li>Updated Max. value in <b>Table 4</b> <math>V_{ESD\_CDM}</math> and added footnote</li> <li>Updated Thermal characteristics in <b>Table 5</b> and added <b>Table 6</b></li> <li>Updated Typ. values for <b>Table 8</b> and added footnotes for <b>Table 13</b></li> <li>Added <b>Figure 5</b> for Test circuit</li> <li>Added layout recommendations for TSNP package <b>Figure 13</b> and <b>Figure 14</b></li> <li>Added package marking for SOT23 <b>Figure 18</b> and code marking tables <b>Table 14</b>, <b>Table 15</b></li> <li>Added package marking for TSNP <b>Figure 22</b></li> <li>Added <b>Chapter 9, Device numbers and markings</b></li> </ul>
Rev. 2.1	2019-11-28	<ul style="list-style-type: none"> <li>Parameter split in <b>Table 4</b> Voltage at pins OUT_SRC and OUT_SNK → Voltage at pin OUT_SRC and Voltage at pin OUT_SNK and specified min. and max.</li> <li>Corrected typo in <b>Table 4</b> <math>V_{ESD\_CDM}</math></li> <li>To match pin configurations in <b>Figure 2</b> update of <b>Figure 1</b> as well as in <b>Chapter 5</b> the <b>Figure 8</b> to <b>Figure 11</b>.</li> <li>Updated diagram according to number of OUT pins → OUTx, <b>Figure 7</b></li> <li>CLoad → CL for Fig 12 and Fig 14</li> <li>Updated to latest package diagrams, <b>Chapter 8</b></li> </ul>
Rev. 2.0	2018-05-14	Final Datasheet created

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2019-12-09**

**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2019 Infineon Technologies AG**  
**All Rights Reserved.**

**Do you have a question about any**  
**aspect of this document?**  
**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**  
**IFX-fkz1513594931854**

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury