

Ultracompact, 1.5 A Thermoelectric Cooler (TEC) Controller

GENERAL DESCRIPTION

The SLM8834 is a monolithic TEC controller with an integrated TEC controller. It has a linear power stage, a pulse-width modulation (PWM) power stage, and two zero-drift, rail-to-rail operational amplifiers. The linear controller works with the PWM driver to control the internal power MOSFETs in an H-bridge configuration. By measuring the thermal sensor feedback voltage and using the integrated operational amplifiers as a proportional integral differential (PID) compensator to condition the signal, the SLM8834 drives current through a TEC to settle the temperature of a laser diode or a passive component attached to the TEC module to the programmed target temperature.

The SLM8834 supports negative temperature coefficient (NTC) thermistors as well as positive temperature coefficient (PTC) resistive temperature detectors (RTD). The target temperature is set as an analog voltage input either from a digital-to-analog converter (DAC) or from an external resistor divider.

The temperature control loop of the SLM8834 is stabilized by PID compensation utilizing the built in, zero drift chopper amplifiers. The internal 2.50 V reference voltage provides a 1% accurate output that is used to bias a thermistor temperature sensing bridge as well as a voltage divider network to program the maximum TEC current and voltage limits for both the heating and cooling modes. With the zero drift chopper amplifiers, extremely good long-term temperature stability is maintained via an autonomous analog temperature control loop.


FEATURES

- Integrated super low R_{DSON} MOSFETs for the TEC controller
- High efficiency single inductor architecture
- TEC voltage and current operation monitoring
- · No external sense resistor required
- Independent TEC heating and cooling current limit settings
- Programmable maximum TEC voltage
- 2.0 MHz PWM driver switching frequency
- External synchronization
- Two integrated, zero drift, rail-to-rail chopper amplifiers
- Capable of NTC or RTD thermal sensors
- 2.50 V reference output with 1% accuracy
- Temperature lock indicator
- Available in a 25-ball, 2.5 mm × 2.5 mm WLCSP or in a 24-lead, 4 mm × 4 mm QFN

APPLICATIONS

- TEC temperature control
- Optical modules
- Optical fiber amplifiers
- Optical networking systems
- Instruments requiring TEC temperature control

SYSTEM BLOCK DIAGRAM





TYPICAL APPLICATION CIRCUIT




Figure 2. Typical Application Circuit with Analog PID Compensation in a Temperature Control Loop




Figure 3. TEC Controller in a Digital Temperature Control Loop (WLCSP)



PIN CONFIGURATION

Package	25-ball, 2.5 mm × 2.5 mm WLCSP	24-lead, 4 mm × 4 mm QFN
Pin Configuration (Top View)	1 2 3 4 5 A (PGNDL) (PGNDL) (OUT1) (IN1P) (N2P) B (LDR) (LDR) (IN1N) (N2N) (VLIM) C (PVIN) (PVIN) (TEC) (OUT2) (ILIM) 2.54mm D (SW) (SW) (VTEC) (ENSY) (VDD) 0.5mm PTCH 2.54mm SLM8834 TOP VIEW (BALLS ON THE BOTTOM SIDE)	AGND 7 AGND 7

PIN DESCRIPTION

Pin No.		Pin Name	Description
WLCSP	QFN	Pin Name	Description
A1, A2	18, 19	PGNDL	Power Ground of the Linear TEC Controller.
N/A ¹	20	TMPGD	Temperature Good Output.
A3	21	OUT1	Output of the Error Amplifier.
A4	23	IN1P	Noninverting Input of the Error Amplifier.
A5	24	IN2P	Noninverting Input of the Compensation Amplifier.
B1, B2	17	LDR	Output of the Linear TEC Controller.
В3	22	IN1N	Inverting Input of the Error Amplifier.
B4	1	IN2N	Inverting Input of the Compensation Amplifier.
B5	3	VLIM/SD	Voltage Limit/Shutdown. This pin sets the cooling and heating TEC voltage limits. When this pin is pulled low, the device shuts down.
C1, C2	N/A ¹	PVIN	Power Input for the TEC Controller.
N/A ¹	16	PVINL	Power Input for the Linear TEC Driver.
N/A ¹	15	PVINS	Power Input for the PWM TEC Driver.
C3	11	ITEC	TEC Current Output.
C4	2	OUT2	Output of the Compensation Amplifier.
C5	4	ILIM	Current Limit. This pin sets the TEC cooling and heating current limits.
D1, D2	14	SW	Switch Node Output of the PWM TEC Controller.
D3	9	VTEC	TEC Voltage Output.
D4	8	EN/SY	Enable/Synchronization. Set this pin high to enable the device. An external synchronization clock input can be applied to this pin.
D5	5	VDD	Power for the Controller Circuits.
E1, E2	12, 13	PGNDS	Power Ground of the PWM TEC Controller.
E3	10	SFB	Feedback of the PWM TEC Controller Output.
E4	7	AGND	Signal Ground.
E5	6	VREF	2.5 V Reference Output.
N/A ¹	0	EPAD	Exposed Pad. Solder to the analog ground plane on the board.

N/A1: Not Available.



ORDERING INFORMATION Industrial Range: -40°C to +125°C

Order Part No.	Package	QTY
SLM8834FA-7G	25-ball, 2.5 mm × 2.5 mm WLCSP	500/Reel
SLM8834EC	24-lead, 4 mm × 4 mm QFN	1000/Reel

ABSOLUTE MAXIMUM RATINGS

PVIN to PGNDL / PG	-0.3 V ~ 6.0 V				
PVINL to PGNDL; PE	-0.3 V ~ 6.0 V				
LDR to PGNDL (WL0	CSP)		-0.3 V ~ V _{PVIN}		
LDR to PGNDL (QFN	1)		-0.3 V ~ V _{PVINL}		
SW to PGNDS			-0.3 V ~ 6.0 V		
SFB / VLIM/SD / ILIN	1 / IN1P / IN1N / IN2P / IN2N /	EN/SY to	-0.3 V ~ V _{VDD}		
AGND			-0.3 V · · VVDD		
AGND to PGNDL / P	GNDS		-0.3 V ~ 0.3 V		
VDD / OUT1 / OUT2	/ ITEC / VTEC to AGND		-0.3 V ~ 6.0 V		
VREF to AGND			-0.3 V ~ 3 V		
Maximum Current					
VREF to AGND			20 mA		
OUT1 to AGND			50 mA		
OUT2 to AGND			50 mA		
ITEC to AGND			50 mA		
VTEC to AGND			50 mA		
Maximum junction te	mperature, T _{JMAX}		150°C		
Storage temperature	range, T _{STG}		-65°~+150°C		
Operating temperatu	re range, T」		-40°C~+125°C		
	Junction to Ambient, Rth-JA	WLCSP	48 °C/w		
Package Thermal	Junction to Ambient, Kth-JA	QFN	37 °C/w		
Resistance	Junction to Case, Rth-JC	WLCSP	0.6 °C/w 1.65 °C/w		
	QFN QFN				
ESD (HBM)	2000 V				
ESD (MM)			200 V		
ESD (FICDM)			1500 V +/- 100 mA		
	Latch-up				
Noto:					

Note:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ELECTRICAL CHARACTERISTICS (TBD) Test condition is V_{IN} = 2.7 V to 5.5 V, T_J = -40°C ~ +125°C for minimum/maximum specifications, and T_A = 25°C for typical specifications, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Power Supp	ly					
V _{PVIN}	Driver Supply Voltage		2.7		5.5	V
V_{VDD}	Controller Supply Voltage		2.7		5.5	V
I _{VDD}	Supply Current	PWM switching		12		mA
I _{SD}	Shutdown Current	EN/SY = AGND or VLIM/SD = AGND		350	700	μA
UVLO	Under Voltage Lockout Threshold	V _{VDD} Rising	2.45	2.55	2.65	V
UVLO	Under Voltage Lockout Hysteresis		80	90	100	mV
Reference V	oltage					
V_{VREF}	Reference Voltage	I_{VREF} = 0 mA to 10 mA	2.475	2.50	2.525	V
Linear Outp	ut					
V _{LDR}	Output Voltage Low	I _{LDR} = 0 A		0		V
	Output Voltage High	T _J = -40°C to +105°C	1.5	V _{PVIN}		
I _{LDR_SOURCE}	Maximum Source Current	$T_J = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	1.2			A
	Maximum Sink Current	$T_{\rm J} = -40^{\circ}{\rm C} \text{ to } +105^{\circ}{\rm C}$			1.5	
ILDR_SINK		$T_J = -40^{\circ}\text{C to} + 125^{\circ}\text{C}$			1.2	A
Rdson_pmos	P-MOSFET ON Resistance (I _{LDR} = 0.6 A)	WLCSP, V _{PVIN} = 5.0 V		35	50	mΩ
		WLCSP, V _{PVIN} = 3.3 V		42	57	
		QFN, V _{PVIN} = 5.0 V		50	65	
		QFN, V _{PVIN} = 3.3 V		53	70	
		WLCSP, V _{PVIN} = 5.0 V		27	40	
R _{DSON_NMOS}	N-MOSFET ON Resistance	WLCSP, V _{PVIN} = 3.3 V		32	45	mΩ
	$(I_{LDR} = 0.6 A)$	QFN, V _{PVIN} = 5.0 V		37	55	
		QFN, V _{PVIN} = 3.3 V		40	65	
I _{LDR_P_LKG}	P-MOSFET Leakage Current			0.1	10	μΑ
I _{LDR_N_LKG}	N-MOSFET Leakage Current			0.1	10	μA
ALDR	Linear Amplifier Gain			40		V/V
ILDR_SH_GNDL	LDR Short-Circuit Threshold	LDR short to PGNDL, enter hiccup		2.2		Α
ILDR_SH_PVIN(L)	LDR Short-Circuit Threshold	LDR short to PVIN, enter hiccup		-2.2		Α
THICCUP	Hiccup Cycle			15		ms
PWM Outpu	t					
	Output Voltage Low			0.06 x V _{PVIN}		
V_{SFB}	Output Voltage High	$I_{SFB} = 0 A$		0.93 x V _{PVIN}		- V





		T _J = -40°C to +105°C	1.5			Α
Isw_source	Maximum Source Current	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	1.2			-
	Maximum Sink Current	$T_J = -40^{\circ}\text{C to } +105^{\circ}\text{C}$			1.5	_
Isw_sink		T _J = -40°C to +125°C			1.2	A
		WLCSP, V _{PVIN} = 5.0 V		47	65	mΩ
RDSON_PMOS	P-MOSFET ON Resistance	WLCSP, V _{PVIN} = 3.3 V		60	80	
	$\left(I_{LDR} = 0.6 \text{ A}\right)$	QFN, V _{PVIN} = 5.0 V		60	80	
		QFN, V _{PVIN} = 3.3 V		70	95	
		WLCSP, V _{PVIN} = 5.0 V		40	60	
_	N-MOSFET ON Resistance	WLCSP, V _{PVIN} = 3.3 V		45	65	
R _{DSON_NMOS}	(I _{LDR} = 0.6 A)	QFN, V _{PVIN} = 5.0 V		45	75	mΩ
		QFN, V _{PVIN} = 3.3 V		55	85	
I _{LDR_P_LKG}	P-MOSFET Leakage Current			0.1	10	μA
I _{LDR_N_LKG}	N-MOSFET Leakage Current			0.1	10	μA
tsw_R	SW Node Rise Time	Csw = 1 nF		1		ns
Dsw	PWM Duty Cycle	XIU	6		93	%
Isfb	SFB Input Bias Current			1	2	μΑ
PWM Oscilla	ator					
fosc	Internal Oscillator Frequency	EN/SY high	1.85	2.0	2.15	MHz
V _{EN/SY_ILOW}	EN/SY Input Voltage Low				0.8	V
V _{EN/SY_IHIGH}	EN/SY Input Voltage High		2.1			V
f _{SYNC}	External Synchronization Frequency	\cup	1.85		3.25	MHz
Dsync	Synchronization Pulse Duty Cycle		10		90	%
tsync_pwm	EN/SY Rising to PWM Rising Delay			50		ns
tsy_lock	EN/SY to PWM Lock Time	Number of SYNC cycles			10	Cycle s
I _{EN/SY}	EN/SY Input Current			0.3	0.5	μΑ
I _{PULL-DOWN}	Pull-Down Current			0.3	0.5	μA
Error/Compe	ensation Amplifiers					
Vos1	Input Offset Voltage	V _{CM1} = 1.5 V, V _{OS1} = V _{IN1P} – V _{IN1N}		10	100	μV
Vos2	Input Offset Voltage	V _{CM1} = 1.5 V, V _{OS2} = V _{IN2P} - V _{IN2N}		10	100	μV
V _{CM1} , V _{CM2}	Input Voltage Range		0		V _{VDD}	V
$CMRR_1, \\ CMR_2$	Common-Mode Rejection Ratio (CMRR)	V_{CM1} , $V_{CM2} = 0.2 \text{ V to } V_{VDD} - 0.2 \text{ V}$		120		dB
$V_{\text{OH1}},V_{\text{OH2}}$	Output Voltage High		V _{VDD} - 0.4			V
V_{OL1},V_{OL2}	Output Voltage Low				10	mV
PSRR₁, PSRR₂	Power Supply Rejection Ratio (PSRR)			120		dB
Іоит1, Іоит2	Output Current	Sourcing and sinking	5			mA





		I	1	1		
GBW₁, GBW₂	Gain Bandwidth Product	VOUT1, VOUT2 = 0.5 V to VVDD – 1 V		2		MHz
TEC Current	Limit					
VILIMC	ILIM Input Voltage Range Cooling		1.3		V _{VREF} - 0.2	V
V_{ILIMH}	ILIM Input Voltage Range Heating		0.2		1.2	>
VILIMC_TH	Current-Limit Threshold Cooling	V _{ITEC} = 0.5 V	1.98	2.0	2.02	٧
VILIMH_TH	Current-Limit Threshold Heating	V _{ITEC} = 2 V	0.48	0.5	0.52	٧
I _{ILIMH}	ILIM Input Current Heating		-0.2		+0.2	μΑ
IILIMC	ILIM Input Current Cooling	Sourcing current	37.5	40	42.5	μA
ICOOL_HEAT_TH	Cooling to Heating Current Detection Threshold			40		mA
TEC Voltage	Limit					
Avlim	Voltage Limit Gain	(VDRL - VSFB)/VVLIM		2		V/V
V_{LIM}	VLIM/SD Input Voltage Range		0.2		V _{VDD} /2	٧
IILIMC	VLIM/SD Input Current Cooling	V _{OUT2} < V _{VREF} /2	-0.2		+0.2	μΑ
IILIMH	VLIM/SD Input Current Heating	V _{OUT2} > V _{VREF} /2, sinking current	8	10	12	μA
TEC Current	Measurement (WLCSP)					
D	Current Sense Gain	V _{PVIN} = 3.3 V		0.525		V/A
R _{cs}	Current Sense Gain	V _{PVIN} = 5 V		0.525		V/A
l		700mA ≤ I _{LDR} ≤ 1 A, V _{PVIN} = 3.3 V	-10		+10	%
I _{LDR_ERROR}	Current Measurement Accuracy	800mA ≤ I _{LDR} ≤ 1 A, V _{PVIN} = 5 V	-10		+10	%
VITEC_@_700m A		V_{PVIN} = 3.3 V, cooling, $V_{VREF}/2 + I_{LDR} \times R_{CS}$	1.597	1.618	1.649	V
Vitec_@_ -700mA	ITEC Voltage Accuracy	V _{PVIN} = 3.3 V, heating, V _{VREF} /2 - I _{LDR} × R _{CS}	0.846	0.883	0.891	V
V _{ITEC_@_800m}	The voltage viscosisty	V _{PVIN} = 5 V, cooling, V _{VREF} /2 + I _{LDR} × R _{CS}	1.657	1.678	1.718	V
VITEC_@_ -800mA		V _{PVIN} = 5 V, heating, V _{VREF} /2 - I _{LDR} × R _{CS}	0.783	0.822	0.836	V
TEC Current	Measurement (QFN)			T		
Rcs	Current Sense Gain	V _{PVIN} = 3.3 V		0.525		V/A
1.00		V _{PVIN} = 5 V		0.525		V/A
I _{LDR_ERROR}	Current Measurement Accuracy	700mA ≤ I _{LDR} ≤ 1 A, V _{PVIN} = 3.3 V	-15		+15	%
_	,	$800\text{mA} \le I_{LDR} \le 1 \text{ A}, V_{PVIN} = 5$ V	-15		+15	%
VITEC_@_700m A		V _{PVIN} = 3.3 V, cooling, V _{VREF} /2 + I _{LDR} × R _{CS}	1.374	1.618	1.861	V
VITEC_@_ -700mA	ITEC Voltage Accuracy	V _{PVIN} = 3.3 V, heating, V _{VREF} /2 - I _{LDR} × R _{CS}	0.750	0.883	1.015	V
VITEC_@_800m A		V _{PVIN} = 5 V, cooling, V _{VREF} /2 + I _{LDR} × R _{CS}	1.419	1.678	1.921	V
VITEC_@_ -800mA		$V_{PVIN} = 5 \text{ V}$, heating, $V_{VREF}/2 - I_{LDR} \times R_{CS}$	0.705	0.830	0.955	V
VITEC	ITEC Voltage Output Range	I _{TEC} = 0 A	0		V _{VREF} - 0.05	V






V _{ITEC_BIAS}	ITEC Bias Voltage	I _{LDR} = 0 A	1.215	1.250	1.285	V
I _{ITEC_Max}	Maximum ITEC Output Current		-2		+2	mA
TEC Voltage	Measurement					
A _{VTEC}	Voltage Sense Gain		0.24	0.25	0.26	V/V
VVTEC_@_1_V	Voltage Measurement Accuracy	V _{LDR} - V _{SFB} = 1 V, V _{VREF} /2 + A _{VTEC} × (V _{LDR} - V _{SFB})	1.475	1.500	1.525	V
V _{VTEC}	VTEC Output Voltage Range		0.005		2.625	V
V _{VTEC_B}	VTEC Bias Voltage	V _{LDR} = V _{SFB}	1.225	1.250	1.275	V
IVTEC_Max	Maximum VTEC Output Current		-2		+2	mA
Temperature	Good (QFN Only)					
V _{TMPGD_LO}	TMPGD Low Output Voltage	No load			0.4	V
V _{TMPGD_HO}	TMPGD High Output Voltage	No load	2.0			V
R _{TMPGD_LOW}	TMPGD Output Low Impedance			25		Ω
R _{TMPGD_HIGH}	TMPGD Output High Impedance			25		Ω
V _{OUT1_} тнн	High Threshold	IN2N tied to OUT2, V _{IN2P} = 1.5 V	5	1.54	1.56	V
Vout1_thl	Low Threshold	IN2N tied to OUT2, V _{IN2P} = 1.5 V	1.44	1.46		V
Internal Soft	Start					
tss	Soft Start Time			80		ms
VLIM/SD SH	VLIM/SD SHUTDOWN					
Vvlim/sd_thl	VLIM/SD Low Voltage Threshold				0.07	V
Thermal SHI	UTDOWN					
T _{SHDN_TH}	Thermal Shutdown Threshold			170		°C
T _{SHDN_HYS}	Thermal Shutdown Hysteresis			17		°C




TYPICAL OPERATING CHARACTERISTICS

 $T_A = 25$ °C, unless otherwise specified.











APPLICATION INFORMATION & WAVEFORMS

The SLM8834 is a single chip TEC controller that sets and stabilizes a TEC temperature. A voltage applied to the input of the SLM8834 corresponds to the temperature setpoint of the target object attached to the TEC. The SLM8834 controls an internal FET H-bridge whereby the direction of the current fed through the TEC can be either positive (for cooling mode), to pump heat away from the object attached to the TEC, or negative (for heating mode), to pump heat into the object attached to the TEC. Temperature is measured with a thermal sensor attached to the target object and the sensed temperature (voltage) is fed back to the SLM8834 to complete a closed thermal control loop of the TEC. For the best overall stability, couple the thermal sensor close to the TEC. In most laser diode modules, a TEC and a NTC thermistor are already mounted in the same package to regulate the laser diode temperature.

The TEC is differentially driven in an H-bridge configuration. The SLM8834 drives its internal MOSFET transistors to provide the TEC current. To provide good power efficiency and zero crossing quality, only one side of the H-bridge uses a PWM driver. Only one inductor and one capacitor are required to filter out the switching frequency. The other side of the H-bridge uses a linear output without requiring any additional circuitry. This proprietary configuration allows the SLM8834 to provide efficiency of >90%. For most applications, a 1 μ H inductor, a 10 μ F capacitor, and a switching frequency of 2 MHz maintain less than 1% of the worst-case output voltage ripple across a TEC.

The maximum voltage across the TEC and the current flowing through the TEC are set by using the VLIM/SD and ILIM pins. The maximum cooling and heating currents can be set independently to allow asymmetric heating and cooling limits. For additional details, see the Maximum TEC Voltage Limit section and the Maximum TEC Current Limit section.

ANALOG PID CONTROL

The SLM8834 integrates two self-correcting, auto-zeroing amplifiers (Chopper 1 and Chopper 2). The Chopper 1 amplifier takes a thermal sensor input and converts or regulates the input to a linear voltage output. The OUT1 voltage is proportional to the object temperature. The OUT1 voltage is fed into the compensation amplifier (Chopper 2) and is compared with a temperature setpoint voltage, which creates an error voltage that is proportional to the difference. For autonomous analog temperature control, Chopper 2 can be used to implement a PID network as shown in Figure 2 to set the overall stability and response of the thermal loop. Adjusting

the PID network optimizes the step response of the TEC control loop. A compromised settling time and the maximum current ringing become available when this adjustment is done. To adjust the compensation network, see the PID Compensation Amplifier (Chopper 2) section.

DIGITAL PID CONTROL

The SLM8834 can also be configured for use in a software controlled PID loop. In this scenario, the Chopper 1 amplifier can either be left unused or configured as a thermistor input amplifier connected to an external temperature measurement analog-to-digital converter (ADC). For more information, see the Thermistor Amplifier (Chopper 1) section. If Chopper 1 is left unused, tie IN1N and IN1P to AGND. The Chopper 2 amplifier is used as a buffer for the external DAC, which controls the temperature setpoint. Connect the DAC to IN2P and short the IN2N and OUT2 pins together. See Figure 3 for an overview of how to configure the SLM8834 external circuitry for digital PID control.

POWERING THE CONTROLLER

The SLM8834 operates at an input voltage range of 2.7 V to 5.5 V that is applied to the VDD pin and the PVIN pin for the WLCSP (the PVINS pin and PVINL pin for the LFCSP. The VDD pin is the input power for the driver and internal reference. The PVIN input power pins are combined for both the linear and the switching driver. Apply the same input voltage to all power input pins: VDD and PVIN. In some circumstances, an RC lowpass filter can be added optionally between the PVIN for the WLCSP (PVINS and PVINL for the LFCSP) and VDD pins to prevent high frequency noise from entering VDD, as shown in Figure 3. The capacitor and resistor values are typically 10 Ω and 100 nF, respectively. When configuring power supply to the SLM8834, keep in mind that at high current loads, the input voltage may drop substantially due to a voltage drop on the wires between the front-end power supply and the PVIN for the WLCSP (PVINS and PVINL for the LFCSP) pin. Leave a proper voltage margin when designing the front-end power supply to maintain the performance. Minimize the trace length from the power supply to the PVIN for the WLCSP (PVINS and PVINL for the LFCSP) pin to help mitigate the voltage drop. The features internal automatic overvoltage protection, when output voltage is higher than 115%.

ENABLE AND SHUTDOWN

To enable the SLM8834, apply a logic high voltage to the EN/SY pin while the voltage at the VLIM/SD pin is above the maximum shutdown threshold of 0.07 V. If either the EN/SY pin voltage is set to logic low or the VLIM/SD voltage is below 0.07 V, the



controller goes into an ultralow current state. The current drawn in shutdown mode is 350 μ A typically. Most of the current is consumed by the VREF circuit block, which is always on even when the device is disabled or shut down. The device can also be enabled when an external synchronization clock signal is applied to the EN/SY pin, and the voltage at VLIM/SD input is above 0.07 V. Table 6 shows the combinations of the two input signals that are required to enable the SLM8834.

EN/SY Input	VLIM/SD Input	Controller
>2.1 V	>0.07 V	Enabled
Switching between high >2.1 V and low	>0.07 V	Enabled
< 0.8 V		
<0.8 V	No effect ¹	Shutdown
Floating	No effect ¹	Shutdown
No effect ¹	≤0.07 V	Shutdown

¹ No effect means this signal has no effect in shutting down or in enabling the device.

OSCILLATOR CLOCK FREQUENCY

The SLM8834 has an internal oscillator that generates a 2.0 MHz switching frequency for the PWM output stage. This oscillator is active when the enabled voltage at the EN/SY pin is set to a logic level higher than 2.1 V and the VLIM/SD pin voltage is greater than the shutdown threshold of 0.07 V.

External Clock Operation

The PWM switching frequency of the SLM8834 can be synchronized to an external clock from 1.85 MHz to 3.25 MHz, applied to the EN/SY input pin as shown on Figure 13.




Figure 13. Synchronize to an External Clock

Connecting Multiple SLM8834 Devices

Multiple SLM8834 devices can be driven from a single master clock signal by connecting the external clock source to the EN/SY pin of each slave device. The input ripple can be greatly reduced by operating the SLM8834 devices 180° out of phase from each other by placing an inverter at one of the EN/SY pins,

as shown in Figure 14.




Figure 14. Multiple SLM8834 Devices Driven from a Master Clock

TEMPERATURE LOCK INDICATOR (LFCSP ONLY)

The TMPGD outputs logic high when the temperature error amplifier output voltage, V_{OUT1} , reaches the IN2P temperature setpoint (TEMPSET) voltage. The TMPGD has a detection range between 1.46 V and 1.54 V of V_{OUT1} and hysteresis. The TMPGD function allows direct interfacing either to the microcontrollers or to the supervisory circuitry.

SOFT START ON POWER-UP

The SLM8834 has an internal soft start circuit that generates aramp with a typical 150 ms profile to minimize inrush current during power-up. The settling time and the final voltage across the TEC depends on the TEC voltage required by the control voltage of voltage loop. The higher the TEC voltage is, the longer it requires to be built up. When the SLM8834 is first powered up, the linear side discharges the output of any prebias voltage. As soon as the prebias is eliminated, the soft start cycle begins. During the soft start cycle, both the PWM and linear outputs track the internal soft start ramp until they reach midscale, where the control voltage, V_C, is equal to the bias voltage, V_B. From the midscale voltage, the PWM and linear outputs are then controlled by V_C and diverge from each other until the required differential voltage is developed across the TEC or the differential voltage reaches the voltage limit. The voltage developed across the TEC depends on the control point at that moment in time. Figure 15 shows an example of the soft start in cooling mode. Note that, as both the



LDR and SFB voltages increase with the soft start ramp and approach V_B , the ramp slows down to avoid possible current overshoot at the point where the TEC voltage starts to build up.




Figure 15. Soft Start Profile in Cooling Mode

TEC VOLTAGE/CURRENT MONITOR

The TEC real-time voltage and current are detectable at VTEC and ITEC, respectively.

Voltage Monitor

VTEC is an analog voltage output pin with a voltage proportional to the actual voltage across the TEC. A center VTEC voltage of 1.25 V corresponds to 0 V across the TEC. Convert the voltage at VTEC and the voltage across the TEC using the following equation:

$$V_{VTEC} = 1.25 \text{ V} + 0.25 \times (V_{LDR} - V_{SFB})$$

Current Monitor

ITEC is an analog voltage output pin with a voltage proportional to the actual current through the TEC. A center ITEC voltage of 1.25 V corresponds to 0 A through the TEC. Convert the voltage at ITEC and the current through the TEC using the following equations:

 $V_{ITEC_COOLING} = 1.25 \text{ V} + I_{LDR} \times R_{CS}$ where the current sense gain (R_{CS}) is 0.525 V/A. $V_{ITEC_HEATING} = 1.25 \text{ V} - I_{LDR} \times R_{CS}$

MAXIMUM TEC VOLTAGE LIMIT

The maximum TEC voltage is set by applying a voltage divider at the VLIM/SD pin to protect the TEC. The voltage limiter operates bidirectionally and allows the cooling limit to be different from the heating limit.

Using a Resistor Divider to Set the TEC Voltage Limit

Separate voltage limits are set using a resistor divider. The internal current sink circuitry connected to VLIM/SD draws a current when the SLM8834 drives the TEC in a heating direction, which lowers the voltage at VLIM/SD. The current sink is not active when the TEC is driven in a cooling direction; therefore, the TEC heating voltage limit is always lower than the cooling voltage limit.




Figure 16. Using a Resistor Divider to Set the TEC Voltage Limit

Calculate the cooling and heating limits using the following equations:

 $V_{VLIM_COOLING} = V_{REF} \times R_{V2}/(R_{V1} + R_{V2})$ where $V_{REF} = 2.5 \text{ V}$.

 $\begin{aligned} &V_{VLIM_HEATING} = V_{VLIM_COOLING} - I_{SINK_VLIM} \times R_{V1} || R_{V2} \\ &\text{where } I_{SINK_VLIM} = 10 \ \mu\text{A}. \\ &V_{TEC_MAX_COOLING} = V_{VLIM_COOLING} \times A_{VLIM} \end{aligned}$

 $V_{TEC_MAX_COOLING} = V_{VLIM_COOLING} \times A_{VLIM}$ where $A_{VLIM} = 2 V/V$.

$V_{TEC_MAX_HEATING} = V_{VLIM_HEATING} \times A_{VLIM}$

MAXIMUM TEC CURRENT LIMIT

To protect the TEC, separate maximum TEC current limits in cooling and heating directions are set by applying a voltage combination at the ILIM pin.

Using a Resistor Divider to Set the TEC Current Limit

The internal current sink circuitry connected to ILIM draws a 40 μ A current when the SLM8834 drives the TEC in a cooling direction, which allows a high cooling current. Use the following equations to calculate the maximum TEC currents:

 $V_{ILIM_HEATING} = V_{REF} \times R_{C2}/(R_{C1} + R_{C2})$

where $V_{REF} = 2.5 \text{ V}$.

 $V_{ILIM_COOLING}$ = $V_{ILIM_HEATING}$ + I_{SINK_ILIM} × $R_{C1}||R_{C2}$ where I_{SINK_ILIM} = 40 μ A.

$$I_{TEC_MAX_COOLING} = \frac{V_{ILIM_COOLING} - 1.25 \text{ V}}{R_{CS}}$$

where $R_{CS} = 0.525 \text{ V/A}$.

$$I_{\textit{TEC_MAX_HEATING}} = \frac{1.25 \text{ V} - V_{\textit{ILIM_HEATING}}}{R_{\textit{CS}}}$$

VILIM_HEATING must not exceed 1.2 V and VILIM_COOLING must be more than 1.3 V to leave proper margins between the heating and the cooling modes.






Figure 17. Using a Resistor Divider to Set the TEC Current Limit



CLASSIFICATION REFLOW PROFILES

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.






Figure 18. Classification Profile



PACKAGE INFORMATION 25-ball, 2.5 mm × 2.5 mm WLCSP



24-lead, 4 mm × 4 mm QFN



COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-8.



Revision History

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)				
Rev 0.5 datasheet, 2019-9-3					
Whole document	New company logo released				
Page 1	Remove "Rev0.4 May 2019"				