



www.ti.com

SN65HVD50-SN65HVD55

SLLS666E - SEPTEMBER 2005-REVISED OCTOBER 2009

HIGH OUTPUT FULL-DUPLEX RS-485 DRIVERS AND RECEIVERS

Check for Samples: SN65HVD50-SN65HVD55

FEATURES

- 1/8 Unit-Load Option Available (Up to 256 Nodes on the Bus)
- Bus-Pin ESD Protection Exceeds 15 kV HBM
- Optional Driver Output Transition Times for SignalingRates⁽¹⁾ of 1 Mbps, 5 Mbps and 25 Mbps
- Low-Current Standby Mode < 1 µA
- Glitch-Free Power-Up and Power-Down Bus I/Os
- Bus Idle, Open, and Short Circuit Failsafe
- Designed for RS-422 and RS485 Networks
- 3.3-V Devices Available, SN65HVD30-35
- (1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

APPLICATIONS

- Utility Meters
- Chassis-to-Chassis Interconnects
- DTE/DCE Interfaces
- Industrial, Process, and Building Automation
- Point-of-Sale (POS) Terminals and Networks

DESCRIPTION

The SN65HVD5X devices are 3-state differential line drivers and differential-input line receivers that operate with a 5-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11 and ISO 8482:1993 standard-compliant devices.


The SN65HVD50, SN65HVD51, and SN65HVD52 are fully enabled with no external enabling pins.

The SN65HVD53, SN65HVD54, and SN65HVD55 have active-high driver enables and active-low receiver enables. A low, less than 1 μ A, standby current is achieved by disabling both the driver and receiver.

All devices are characterized for operation from –40°C to 85°C.

The high output feature of the SN65HVD5x provides more noise margin than the typical RS-485 drivers. The extra noise margin makes applications in long cable and harsh noise environments possible.

Differential Output Voltage |Vop|





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SN65HVD50, SN65HVD51, SN65HVD52


D PACKAGE (TOP VIEW)









SN65HVD53, SN65HVD54, SN65HVD55





NC - No internal connection



AVAILABLE OPTIONS

SIGNALING RATE	UNIT LOADS	ENABLES	BASE PART NUMBER	SOIC MARKING
25 Mbps	1/2	No	SN65HVD50	65HVD50
5 Mbps	1/8	No	SN65HVD51	65HVD51
1 Mbps	1/8	No	SN65HVD52	65HVD52
25 Mbps	1/2	Yes	SN65HVD53	65HVD53
5 Mbps	1/8	Yes	SN65HVD54	65HVD54
1 Mbps	1/8	Yes	SN65HVD55	65HVD55

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1) (2)

		UNIT
V _{CC}	Supply voltage range	–0.3 V to 6 V
$V_{(A)}, V_{(B)}, V_{(Y)}, V_{(Z)}$	Voltage range at any bus terminal (A, B, Y, Z)	–9 V to 14 V
V _(TRANS)	Voltage input, transient pulse through 100 Ω. See Figure 12 (A, B, Y, Z) ⁽³⁾	–50 to 50 V
V _I	Voltage input range (D, DE, RE)	-0.5 V to 7 V
P _{D(cont)}	Continuous total power dissipation	Internally limited ⁽⁴⁾
Io	Output current (receiver output only, R)	11 mA

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) This tests survivability only and the output state of the receiver is not specified.
- (4) The thermal shutdown typically occurs when the junction temperature reaches 165°C.

Submit Documentation Feedback



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage	ply voltage		4.5		5.5	V	
V _I or V _{IC}	Voltage at any b	ous terminal (s	eparately or common mode)	-7 ⁽¹⁾		12	V	
		SN65HVD5	0, SN65HVD53			25		
1/t _{UI}	Signaling rate	SN65HVD5	1, SN65HVD54			5	Mbps	
		SN65HVD5	2, SN65HVD55			1		
R_L	Differential load resistance			54	60		Ω	
V _{IH}	High-level input	voltage	D, DE, RE	2		V_{CC}		
V _{IL}	Low-level input	voltage	D, DE, RE	0		0.8	V	
V _{ID}	Differential input	voltage		-12		12		
	High lavel system		Driver	-60			A	
ЮН	I _{OH} High-level output current		Receiver	-8			mA	
		t ourrant	Driver			60	A	
I _{OL}	Low-level output	Current	Receiver			8	mA	
T _J ⁽²⁾	Junction temper	ature		-40		150	°C	

The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet. See thermal characteristics table for information regarding this specification.

ELECTROSTATIC DISCHARGE PROTECTION

PARAMETER	TEST CONDITIONS	MIN TYP (1) MAX	UNIT
Human body model	Bus terminals and GND	±16	
Human body model ⁽²⁾	All pins	±4	kV
Charged-device-model ⁽³⁾	All pins	±1	

All typical values at 25°C and with a 5-V supply. Tested in accordance with JEDEC Standard 22, Test Method A114-A.

Tested in accordance with JEDEC Standard 22, Test Method C101.



DRIVER ELECTRICAL CHARACTERISTICS

PARAMETER		TEST COM	NDITIONS	MIN	TYP	MAX	UNIT		
$V_{I(K)}$	Input clamp voltage		I _I = -18 mA		-1.5				
			I _O = 0		4		V _{CC}	ı	
11/	Ota a divinata differential		$R_L = 54 \Omega$, See Figu	re 1 (RS-485)	1.7	2.6		ì	
$ V_{OD(SS)} $	Steady-state differential	output voitage	$R_L = 100 \Omega$, See Fig	ure 1 (RS-422)	2.4	3.2		ı	
			$V_{\text{test}} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.6			ì	
$\Delta V_{OD(SS)} $	Change in magnitude of differential output voltage		$R_L = 54 \Omega$, See Figu	re 1 and Figure 2	-0.2		0.2	ı	
V _{OD(RING)}	Differential Output Voltage and undershoot	ge overshoot	$R_L = 54 \Omega$, $C_L = 50 \mu$ See Figure 3 for defi				10% ⁽²⁾	V	
	Peak-to-peak	HVD50, HVD53				0.5		ı	
$V_{OC(PP)}$	common-mode	HVD51, HVD54	See Figure 4			0.4			
	output voltage	HVD52, HVD55	1			0.4			
V _{OC(SS)}	Steady-state common-m output voltage	ode	See Figure 4		2.2		3.3	Ī	
$\Delta V_{OC(SS)}$	Change in steady-state ovoltage	common-mode output			-0.1		0.1	ı	
		HVD50, HVD51,	V _{CC} = 0 V, V _Z or V _Y Other input at 0 V	= 12 V,			90		
		HVD52	$V_{CC} = 0 \text{ V}, V_Z \text{ or } V_Y$ Other input at 0 V	= -7 V,	-10			ı	
$I_{Z(Z)}$ or $I_{Y(Z)}$	High-impedance state output current	HVD53, HVD54,	$V_{CC} = 5 \text{ V or } 0 \text{ V},$ DE = 0 V $V_Z \text{ or } V_Y = 12 \text{ V}$	Other input			90	μΑ	
		HVD55	$V_{CC} = 5 \text{ V or } 0 \text{ V},$ DE = 0 V $V_Z \text{ or } V_Y = -7 \text{ V}$	at 0 V	-10			ı	
ا مدا	Short-circuit output curre	$V_Z \text{ or } V_Y = -7 \text{ V}$ Other input		V_Z or $V_Y = -7 \text{ V}$ Other input			250	mA	
$I_{Z(S)}$ or $I_{Y(S)}$	Short-circuit output curre	mv ′	V_Z or $V_Y = 12 V$ at 0 V		-250		250	IIIA	
I _I	Input current	D, DE			0		100	μA	
C _(OD)	Differential output capaci	tance	V _{OD} = 0.4 sin (4E6π DE at 0 V	t) + 0.5 V,		16		pF	

All typical values are at 25°C and with a 5-V supply.

10% of the peak-to-peak differential output voltage swing, per TIA/EIA-485

Under some conditions of short-circuit to negative voltages, output currents exceeding the ANSI TIA/EIA-485-A maximum current of 250 mA may occur. Continuous exposure may affect device reliability.



DRIVER SWITCHING CHARACTERISTICS

	PARAM	ETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT	
		HVD50, HVD53		4	8	12		
t _{PLH}	Propagation delay time, low-to-high-level output	HVD51, HVD54		20	29	46	ns	
	low-to-nigh-level output	HVD52, HVD55		90	143	230		
		HVD50, HVD53		4	8	12		
t _{PHL}	Propagation delay time, high-to-low-level output	HVD51, HVD54		20	30	46	ns	
	riigir to low level output	HVD52, HVD55		90	143	230		
		HVD50, HVD53		3	6	12		
t _r	Differential output signal rise time	HVD51, HVD54		20	34	60	ns	
	noc unic	HVD52, HVD55	$R_1 = 54 \Omega, C_1 = 50 pF,$	120	197	300		
		HVD50, HVD53	See Figure 5	3	6	11		
t _f	Differential output signal fall time	HVD51, HVD54		20	33	60	ns	
	unic	HVD52, HVD55		120	192	300		
		HVD50, HVD53			1.4			
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	HVD51, HVD54			1.6		ns	
,		HVD52, HVD55			7.4			
		HVD50, HVD53			1			
t _{sk(pp)} (2)	Part-to-part skew	HVD51, HVD54			4			
()		HVD52, HVD55			22			
	Propagation delay time,	HVD53				30	ns	
t _{PZH1}	high-impedance-to-high-	HVD54	D 440 0 DE -1 0 V			180		
	level output	HVD55	$R_L = 110 \Omega$, \overline{RE} at 0 V, See Figure 6			380		
	Propagation delay time,	HVD53	D = 3 V and S1 = Y,			16	3	
t _{PHZ}	high-level-to-high-	HVD54	D = 0 V and S1 = Z			40	ns	
	impedance output	HVD55				110	-	
	Propagation delay time,	HVD53				23		
t _{PZL1}	high-impedance-to-low-level	HVD54	D 440 0 DE -1 0 V			200	4	
	output	HVD55	$R_L = 110 \Omega$, \overline{RE} at 0 V, See Figure 7	42		420		
	Propagation delay time,	HVD53	D = 3 V and S1 = Z,			19		
t_{PLZ}	. '. '	HVD54	D = 0 V and S1 = Y			70	ns	
	output	HVD55				160		
t _{PZH2}	Propagation delay time, standby-to-high-level output		$R_L = 110 \Omega$, \overline{RE} at 3 V, See Figure 6 D = 3 V and S1 = Y, D = 0 V and S1 = Z			3300	ns	
t _{PZL2}	Propagation delay time, standby-to-low-level output		$R_L = 110 \ \Omega, \ \overline{RE} \ \text{at 3 V},$ See Figure 7 D = 3 V and S1 = Z, D = 0 V and S1 = Y			3300	ns	

 ⁽¹⁾ All typical values are at 25°C and with a 5-V supply.
 (2) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



RECEIVER ELECTRICAL CHARACTERISTICS

	PARAMETER		TEST CONDITIONS		MIN	TYP (1)	MAX	UNIT
V _{IT+}	Positive-going diffe threshold voltage	rential input	I _O = -8 mA				-0.02	V
V _{IT-}	Negative-going diff threshold voltage	erential input	I _O = 8 mA		-0.2			V
V _{hys}	Hysteresis voltage	(V _{IT+} - V _{IT-})				50		mV
V _{IK}	Enable-input clamp	voltage	I _I = -18 mA		-1.5			V
V	Output voltage		$V_{ID} = 200 \text{ mV}, I_{O} = -8 \text{ mA}, Se$	ee Figure 8	4			V
Vo	Output voltage		$V_{ID} = -200 \text{ mV}, I_{O} = 8 \text{ mA}, Se$	ee Figure 8			0.3	V
$I_{O(Z)}$	High-impedance-st current	ate output	$V_O = 0$ or V_{CC} RE at V_{CC}		-1		1	μΑ
			V_A or $V_B = 12 \text{ V}$			0.19	0.3	
		HVD50,	V_A or $V_B = 12 \text{ V}$, $V_{CC} = 0 \text{ V}$	Other input		0.24	0.4	1
		HVD53,	V_A or $V_B = -7 \text{ V}$	at 0 V	-0.35	-0.19		mA
11	Day toward assessed		V_A or $V_B = -7 \text{ V}$, $V_{CC} = 0 \text{ V}$		-0.25	-0.14		
I _A or I _B	Bus input current	11)/DE4	V_A or $V_B = 12 \text{ V}$			0.05	0.1	
		HVD51, HVD52,	V_A or $V_B = 12 \text{ V}$, $V_{CC} = 0 \text{ V}$	Other input at 0 V		0.06	0.1	mA
		HVD54,	V_A or $V_B = -7 \text{ V}$		-0.1	-0.05		
		HVD55	V_A or $V_B = -7 \text{ V}$, $V_{CC} = 0 \text{ V}$		-0.1	-0.03		
	leaved assessed DE		V _{IH} = 2 V	1	-60			μΑ
I _{IH}	Input current, RE		V _{IL} = 0.8 V		-60			μΑ
C _{ID}	Differential input ca	pacitance	V _{ID} = 0.4 sin (4E6πt) + 0.5 V, DE at 0 V			16		pF
Supply (Current							
		HVD50					2.7	
		HVD51, HVD52	D at 0 V or V _{CC} and No Load				8	
		HVD53	RE at 0 V, D at 0 V or V _{CC} , D	E at 0 V,			2.3	mA
		HVD54, HVD55	No load (Receiver enabled ar driver disabled)	No load (Receiver enabled and			2.9	
I _{CC}	Supply current	HVD53, HVD54, HVD55	RE at V _{CC} , D at V _{CC} , DE at 0 V, No load (Receiver disabled and driver disabled)			0.08	1	μΑ
		HVD53	RE at 0 V, D at 0 V or V _{CC} , D	E at V _{CC} ,			2.7	
		HVD54, HVD55	No load (Receiver enabled ar driver enabled)				8	١.
		HVD53	RE at V _{CC} , D at 0 V or V _{CC} , D	E at V _{CC}			2.3	mA
		HVD54, HVD55	No load (Receiver disabled and driver enabled)				7.7	

⁽¹⁾ All typical values are at 25°C and with a 5-V supply.



RECEIVER SWITCHING CHARACTERISTICS

	PARAMETI	ER	TEST CONDITIONS	MIN TYP (1)	MAX	UNIT
	Description delevitions	HVD50, HVD53		24	40	
t _{PLH}	Propagation delay time, low-to-high-level output	HVD51, HVD52, HVD54, HVD55		43	55	
	Dranagation delay time	HVD50, HVD53		26	35	
t _{PHL}	Propagation delay time, high-to-low-level output	HVD51, HVD52, HVD54, HVD55		47	60	
	Dulas alsaus (lt	HVD50, HVD53	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ $C_{L} = 15 \text{ pF},$		5	
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})	HVD51, HVD54	See Figure 9		7	
		HVD50, HVD53		5		
t _{sk(pp)} (2)	pp) (2) Part-to-part skew	HVD51, HVD54		6		
		HVD52, HVD55		6		ns
t _r	Output signal rise time			2.3	4	
t _f	Output signal fall time			2.4	4	
t _{PHZ}	Output disable time from high	level	DE at 3 V, C _L = 15 pF		17	
t _{PZH1}	Output enable time to high lev	/el	See Figure 10		10	
t _{PZH2}	Propagation delay time, standby-to-high-level output		DE at 0 V, C _L = 15 pF See Figure 10		3300	
t _{PLZ}			DE at 3 V, C _L = 15 pF		13	
t _{PZL1}			See Figure 11		10	
t _{PZL2}	Propagation delay time, stand	lby-to-low-level output	DE at 0 V, C _L = 15 pF See Figure 11		3300	

All typical values are at 25°C and with a 5-V supply $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

TEXAS INSTRUMENTS


THERMAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted(1)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Junction-to-ambient	Low-K board ⁽³⁾ , No airflow	HVD50, HVD51, HVD52		230.8		
0	thermal resistance (2)		HVD53, HVD54, HVD55		162.6		
θ_{JA}	Junction-to-ambient	High-K board (4), No airflow	HVD50, HVD51, HVD52		135.1		
	thermal resistance ⁽²⁾		HVD53, HVD54, HVD55		92.1		°C/W
Δ	Junction-to-board	High-K board	HVD50, HVD51, HVD55		44.4		C/VV
θ_{JB}	thermal resistance	nigh-K board	HVD53, HVD54, HVD55		61.1		
Δ	Junction-to-case	No board	HVD50, HVD51, HVD52		43.5		
θ_{JC}	thermal resistance	No board	HVD53, HVD54, HVD55		58.6		
		R_L = 60 Ω , C_L = 50 pF, Input to D a 50% duty cycle square	HVD50 (25Mbps)			420	
			HVD51 (10Mbps)			404	
D	Davisa nawar dissination	wave at indicated signaling rate	HVD52 (1Mbps)			383	mW
P_D	Device power dissipation	$R_L = 60\Omega$, $C_L = 50 pF$,	HVD53 (25Mbps)			420	IIIVV
		DE at V _{CC} RE at 0 V, Input to D a 50% duty cycle square	HVD54 (10Mbps)			404	
		wave at indicated signaling rate	HVD55 (1Mbps)			383	
			HVD50	-40		55	
		Low-K board, No airflow	HVD51, HVD52	-40		84	
T_A	Ambient air temperature		HVD53, HVD54, HVD55	-40		85	°C
		High K hoord No girflow	HVD50, HVD51, HVD52	-40		85	.0
		High-K board, No airflow	HVD53, HVD54, HVD55	-40		85	
T_{JSD}	Thermal shutdown junctio	n temperature			165		

- (1) See Application Information section for an explanation of these parameters.
- (2) The intent of θ_{JA} specification is solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment.
- (3) In accordance with the Low-K thermal metric definitions of EIA/JESD51-3.
- (4) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver V_{OD} Test Circuit: Voltage and Current Definitions

Figure 2. Driver V_{OD} With Common-Mode Loading Test Circuit



VOD(RING) is measured at four points on the output waveform, corresponding to overshoot and undershoot from the VOD(H) and VOD(L) steady state values.




Figure 3. $V_{\text{OD(RING)}}$ Waveform and Definitions




Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage




Figure 5. Driver Switching Test Circuit and Voltage Waveforms

Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_o = 50 Ω






Figure 6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8. Receiver Voltage and Current Definitions






Figure 9. Receiver Switching Test Circuit and Voltage Waveforms





Figure 10. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



Generator: P_{RR} = 500 kHz, 50%, Duty Cycle, $\rm t_r$ < 6 ns, $\rm t_f$ < 6 ns, $\rm Z_0$ = 50 $\rm \Omega$

Figure 11. Receiver Low-Level Enable and Disable Time Test Circuit and Voltage Waveforms






Figure 12. Test Circuit, Transient Overvoltage Test

DEVICE INFORMATION

LOW-POWER STANDBY MODE

When both the driver and receiver are disabled (DE low and \overline{RE} high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.




Figure 13. Low-Power Standby Logic Diagram

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by t_{PZH2} and t_{PZL2} in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled (\overline{RE} transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by t_{PZH2} and t_{PZL2} in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.

Submit Documentation Feedback



FUNCTION TABLES

Table 1. SN65HVD53, SN65HVD54, SN65HVD55 DRIVER

INPUTS		OUTPUTS	
D	DE	Y	Z
Н	Н	Н	L
L	Н	L	Н
Х	L or open	Z	Z
Open	Н	L	Н

Table 2. SN65HVD53, SN65HVD54, SN65HVD55 RECEIVER

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	ENABLE RE	OUTPUT R
V _{ID} ≤ −0.2 V	L	L
-0.2 V < V _{ID} < -0.02 V	L	?
-0.02 V ≤ V _{ID}	L	Н
X	H or open	Z
Open Circuit	L	Н
Idle circuit	L	Н
Short Circuit, V _(A) = V _(B)	L	Н

Table 3. SN65HVD50, SN65HVD51, SN65HVD52 DRIVER


	OUTPUTS		
INPUT D	Y	Z	
Н	Н	L	
L	L	Н	
Open	L	Н	

Table 4. SN65HVD50, SN65HVD51, SN65HVD52 RECEIVER

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	OUTPUT R
V _{ID} ≤ −0.2 V	L
-0.2 V < V _{ID} < -0.02 V	?
-0.02 V ≤ V _{ID}	Н
Open Circuit	Н
Idle circuit	Н
Short Circuit, V _(A) = V _(B)	Н



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



	R1/R2	R3
SN65HVD50, SN65HVD53	9 kΩ	45 kΩ
SN65HVD51, SN65HVD52, SN65HVD54, SN65HVD55	36 kΩ	180 kΩ



0

5

TYPICAL CHARACTERISTICS

10

Figure 14.

HVD50, HVD53

RMS SUPPLY CURRENT

HVD51, HVD54 RMS SUPPLY CURRENT VS SIGNALING RATE





Figure 15.



25

20

15

Signaling Rate (Mbps)




Figure 16.

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS (continued)






Figure 17.



HVD51, HVD52, HVD54, HVD55

Figure 18.

DRIVER LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



DRIVER HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE




Figure 20.



TYPICAL CHARACTERISTICS (continued)

DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs





Figure 21.

ENABLE TIME vs COMMON-MODE VOLTAGE (SEE Figure 25)



DRIVER OUTPUT CURRENT vs SUPPLY VOLTAGE




Figure 22.

DIFERENTIAL OUTPUT VOLTAGE vs OUTPUT CURRENT




Figure 24.

TYPICAL CHARACTERISTICS (continued)




Figure 25. Driver Enable Time From DE to $V_{\rm OD}$

The time $t_{pZL}(x)$ is the measure from DE to $V_{OD}(x)$. V_{OD} is valid when it is greater than 1.5 V.



APPLICATION INFORMATION

THERMAL CHARACTERISTICS OF IC PACKAGES

 θ_{JA} (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 θ_{JA} is not a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 θ_{JA} can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures. θ_{JA} is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best *case* in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in θ_{JA} can be measured between these two test cards

 θ_{JC} (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 θ_{JC} is a useful thermal characteristic when a heatsink applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with θ_{JB} in 1-dimensional thermal simulation of a package system.

 θ_{JB} (Junction-to-Board Thermal Resistance) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure. θ_{JB} is only defined for the high-k test card.

 θ_{JB} provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see Figure 26.




Figure 26. Thermal Resistance



REVISION HISTORY

Cł	anges from Original (September 2005) to Revision A	Page
•	Changed the Description and illustration	1
•	Changed device SN65HVD50, 51, and 52 SOIC Markings From Preview To 65HVD50, 65HVD51, and 65HVD52	2
•	Changed the Abs Max Table to include V _(A) , V _(B) , V _(Y) , V _(Z) and P _{D(cont)}	2
•	Changed V _{OD(RING)} Max value From 0.05 V _{OD(SS)} To: 10% with the associated note.	
•	Changed t _r MIN value From: 25 ns To: 20 ns	5
•	Changed t _f MIN value From: 25 ns To: 20 ns	5
•	Changed Supply Current - HVD50 MAX value From 8 mA To: 2.7 mA	6
<u>•</u>	Changed section LOW-POWER SHUTDOWN MODE To: LOW-POWER STANDBY MODE	12
Cł	nanges from Revision A (February 2006) to Revision B	Page
•	Added t _{sk(p)} TYP Values	5
•	Deleted t _{sk(p)} MAX Values	5
Cł	nanges from Revision B (May 2006) to Revision C	Page
•	Added Figure 23	17
•	Added Figure 25	17
Cł	nanges from Revision C (July 2006) to Revision D	Page
•	Changed text of feature bullet From: Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A and RS-422 Compatible To: Designed for RS-422 and RS485 Networks	1
Cł	nanges from Revision D (June 2008) to Revision E	Page
•	Changed text of feature bullet From: 3.3-V Devices Available, SN65HVD30-39 To: 3.3-V Devices Available, SN65HVD30-35	1
•	Deleted all references to SN65HVD56, SN65HVD57, SN65HVD58, SN65HVD59 throughout the data sheet	1
•	Deleted RECEIVER EQUALIZATION CHARACTERISTICS from the data sheet.	2
•	Changed scale of Figure 19	16
•	Changed scale of Figure 20	16
•	Added Figure 24	17
•	Changed Figure 26	19





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD50D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP50	Samples
SN65HVD50DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP50	Samples
SN65HVD51D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP51	Samples
SN65HVD51DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP51	Samples
SN65HVD52D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP52	Samples
SN65HVD52DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP52	Samples
SN65HVD53D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53	Samples
SN65HVD53DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53	Samples
SN65HVD53DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53	Samples
SN65HVD54D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD54	Samples
SN65HVD54DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD54	Samples
SN65HVD54DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD54	Samples
SN65HVD55D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD55	Samples
SN65HVD55DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD55	Samples
SN65HVD55DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD55	Samples
SN65HVD55DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD55	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



PACKAGE OPTION ADDENDUM

24-Aug-2018

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD51DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD52DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD53DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD54DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD55DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 26-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD50DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD51DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD52DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD53DR	SOIC	D	14	2500	350.0	350.0	43.0
SN65HVD54DR	SOIC	D	14	2500	350.0	350.0	43.0
SN65HVD55DR	SOIC	D	14	2500	350.0	350.0	43.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated