



SGM7228

Low Cost, High Speed USB 2.0 (480Mbps) DPDT Analog Switch

GENERAL DESCRIPTION

The SGM7228 is a high-speed, low-power double-pole/double-throw (DPDT) analog switch that operates from a single 1.8V to 4.3V power supply.

SGM7228 is designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os.

The SGM7228 has low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480 Mbps). Each switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. Its bandwidth is wide enough to pass high-speed USB 2.0 differential signals (480 Mb/s) with good signal integrity.

The SGM7228 contains special circuitry on the D+/D- pins which allows the device to withstand a V_{BUS} short to D+ or D- when the USB devices are either powered off or powered on.

SGM7228 is available WQFN-10 package. It operates over an ambient temperature range of -40°C to +85°C.


APPLICATIONS

- Route Signals for USB 2.0
- MP3 and Other Personal Media Players
- Digital Cameras and Camcorders
- Portable Instrumentation
- Set-Top Box
- PDA's

FEATURES

- Low Cost
- R_{ON} is Typically 6Ω at 3.0V
- Low Bit-to-Bit Skew: 50ps (TYP)
- Voltage Operation: 1.8V to 4.3V
- Fast Switching Times:
 - t_{ON} 10ns
 - t_{OFF} 22ns
- Low Crosstalk: -40dB at 250MHz
- Power-Off Protection when $V_+ = 0V$,
 - D+/D- Pins can Tolerate up to 5.25V
- High Off-Isolation: -35dB at 250MHz
- Rail-to-Rail Input and Output Operation
- Break-Before-Make Switching
- Extended Industrial Temperature Range: -40°C to +85°C
- Small Package: WQFN-10

BLOCK DIAGRAM



ORDERING INFORMATION

MODEL	PIN-PACKAGE	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKAGE OPTION
SGM7228	WQFN-10	-40°C to +85°C	SGM7228YWQ10G/TR	7228	Tape and Reel, 3000

ABSOLUTE MAXIMUM RATINGS

V ₊ to GND.....	0V to 4.6V	Storage Temperature.....	-65°C to +150°C
Analog, Digital voltage range	-0.3V to (V ₊) + 0.3V	Lead Temperature (soldering, 10s).....	260°C
Continuous Current HSDn or Dn.....	±100mA	ESD Susceptibility	
Peak Current HSDn or Dn.....	±150mA	HBM.....	4000V
Operating Temperature Range.....	-40°C to +85°C	MM.....	400V
Junction Temperature.....	150°C		


Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SGMICRO reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact SGMICRO sales office to get the last datasheet.

PIN CONFIGURATION (TOP VIEW)



PIN DESCRIPTION

PIN	NAME	FUNCTION
9	V ₊	Power Supply
4	GND	Ground
10	S	Select Input
8	\overline{OE}	Output Enable
1, 2	HSD1+, HSD2+	Data Ports
7, 6	HSD1-, HSD2-	
3, 5	D+, D-	

FUNCTION TABLE

\overline{OE}	S	HSD1+ HSD1-	HSD2+ HSD2-
0	0	ON	OFF
0	1	OFF	ON
1	×	OFF	OFF


Switches Shown For Logic "0" Input

ELECTRICAL CHARACTERISTICS


($V_+ = +1.8V$ to $+4.3V$, $GND = 0V$, $V_{IH} = +1.6V$, $V_{IL} = +0.5V$, $T_A = -40^\circ C$ to $+85^\circ C$. Typical values are at $V_+ = +3.3V$, $T_A = +25^\circ C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog I/O Voltage (HSD1+, HSD1-, HSD2+, HSD2-)	V_{IS}		$-40^\circ C$ to $+85^\circ C$	0		V_+	V
On-Resistance	R_{ON}	$V_+ = 3.0V$, $V_{IS} = 0V$ to $0.4V$, $I_D = 8mA$, Test Circuit 1	$+25^\circ C$		6	10	Ω
			$-40^\circ C$ to $+85^\circ C$			10.5	
On-Resistance Match Between Channels	ΔR_{ON}	$V_+ = 3.0V$, $V_{IS} = 0V$ to $0.4V$, $I_D = 8mA$, Test Circuit 1	$+25^\circ C$		0.15	0.6	Ω
			$-40^\circ C$ to $+85^\circ C$			1.6	
On-Resistance Flatness	$R_{FLAT(ON)}$	$V_+ = 3.0V$, $V_{IS} = 0V$ to $1.0V$, $I_D = 8mA$, Test Circuit 1	$+25^\circ C$		1.5	2.0	Ω
			$-40^\circ C$ to $+85^\circ C$			2.6	
Power Off Leakage Current (D+, D-)	I_{OFF}	$V_+ = 0V$, $V_D = 0V$ to $3.6V$, V_S , $V_{OE} = 0V$ or $3.6V$	$-40^\circ C$ to $+85^\circ C$			1	μA
Increase in I_+ per Control Voltage	I_{CCT}	$V_+ = 3.6V$, V_S or $V_{OE} = 2.6V$	$-40^\circ C$ to $+85^\circ C$			5	μA
Source Off Leakage Current	$I_{HSD2(OFF)}$, $I_{HSD1(OFF)}$	$V_+ = 3.6V$, $V_{IS} = 3.3V/0.3V$, $V_D = 0.3V/3.3V$	$-40^\circ C$ to $+85^\circ C$			1	μA
Channel On Leakage Current	$I_{HSD2(ON)}$, $I_{HSD1(ON)}$	$V_+ = 3.6V$, $V_{IS} = 3.3V/0.3V$, $V_D = 3.3V/0.3V$ or floating	$-40^\circ C$ to $+85^\circ C$			1	μA
DIGITAL INPUTS							
Input High Voltage	V_{IH}		$-40^\circ C$ to $+85^\circ C$	1.6			V
Input Low Voltage	V_{IL}		$-40^\circ C$ to $+85^\circ C$			0.5	V
Input Leakage Current	I_{IN}	$V_+ = 3.0V$, V_S , $V_{OE} = 0V$ or V_+	$-40^\circ C$ to $+85^\circ C$			1	μA
DYNAMIC CHARACTERISTICS							
Turn-On Time	t_{ON}	$V_{IS} = 0.8V$, $R_L = 50\Omega$, $C_L = 10pF$, Test Circuit 2	$+25^\circ C$		10		ns
Turn-Off Time	t_{OFF}		$+25^\circ C$		22		ns
Break-Before-Make Time Delay	t_D	$V_{IS} = 0.8V$, $R_L = 50\Omega$, $C_L = 10pF$, Test Circuit 3	$+25^\circ C$		4		ns
Propagation Delay	t_{PD}	$R_L = 50\Omega$, $C_L = 10pF$	$+25^\circ C$		0.3		ns
Off Isolation	O_{ISO}	Signal = 0dBm, $R_L = 50\Omega$, $f = 250MHz$, Test Circuit 4	$+25^\circ C$		-35		dB
Channel-to-Channel Crosstalk	X_{TALK}	Signal = 0dBm, $R_L = 50\Omega$, $f = 250MHz$, Test Circuit 5	$+25^\circ C$		-40		dB
-3dB Bandwidth	BW	Signal = 0dBm, $R_L = 50\Omega$, $C_L = 5pF$ Test Circuit 6	$+25^\circ C$		550		MHz
Channel-to-Channel Skew	t_{SKEW}	$R_L = 50\Omega$, $C_L = 10pF$	$+25^\circ C$		0.05		ns
Charge Injection Select Input to Common I/O	Q	$V_G = GND$, $C_L = 1.0nF$, $R_G = 0\Omega$, $Q = C_L \times V_{OUT}$, Test Circuit 7	$+25^\circ C$		11		pC
HSD+, HSD-, D+, D- ON Capacitance	C_{ON}		$+25^\circ C$		7		pF
POWER REQUIREMENTS							
Power Supply Range	V_+		$-40^\circ C$ to $+85^\circ C$	1.8		4.3	V
Power Supply Current	I_+	$V_+ = 3.0V$, V_S , $V_{OE} = 0V$ or V_+	$-40^\circ C$ to $+85^\circ C$			1	μA


TEST CIRCUITS



Test Circuit 1. On Resistance




Test Circuit 2. Switching Times (t_{ON} , t_{OFF})




Test Circuit 3. Break-Before-Make Time (t_D)

TEST CIRCUITS (Cont.)




Test Circuit 4. Off Isolation




$$\text{Channel To Channel Crosstalk} = -20 \times \log \frac{V_{\text{HSDn}}}{V_{\text{OUT}}}$$

Test Circuit 5. Channel-to-Channel Crosstalk

TEST CIRCUITS (Cont.)



Test Circuit 6. -3dB Bandwidth



Test Circuit 7. Charge Injection (Q)

APPLICATION NOTES:**Meeting USB 2.0 V_{BUS} Short Requirements**

In section 7.1.1 of the USB 2.0 specification, it notes that USB devices must be able to withstand a V_{BUS} short to D+ or D- when the USB devices is either powered off or powered on. The SGM7228 can be successfully configured to meet both these requirements.

Power-Off Protection


For a V_{BUS} short circuit the switch is expected to withstand such a condition for at least 24 hours. The SGM7228 has specially designed circuitry which prevents unintended signal bleed through as well as guaranteed system reliability during a power-down, over-voltage condition. The protection has been added to the common pins (D+, D-).

Power-On Protection

The USB 2.0 specification also notes that the USB device should be capable of withstanding a V_{BUS} short during transmission of data. This modification works by limiting current flow back into the V+ rail during the over-voltage event so current remains within the safe operating range. In this application, the switch passes the full 5.25V input signal through to the selected output, while maintaining specified off isolation on the un-selected pins.

PACKAGE OUTLINE DIMENSIONS

WQFN-10



NOTE: All linear dimensions are in millimeters.